

Features

- Complete DTMF Receiver
- Low power consumption
- Internal gain setting amplifier
- Adjustable guard time
- Central office quality
- Power-down mode
- Inhibit mode
- Backward compatible with MT8870C/MT8870C-1

Applications

- Receiver system for British Telecom (BT) or CEPT Spec (MT8870D-1)
- Paging systems
- Repeater systems/mobile radio
- Credit card systems
- Remote control
- Personal computers
- Telephone answering machine

ISSUE 4

August 1996

Ordering Information

MT8870DE/DE-1	18 Pin Plastic DIP
MT8870DC/DC-1	18 Pin Ceramic DIP
MT8870DS/DS-1	18 Pin SOIC
MT8870DN/DN-1	20 Pin SSOP
-40 °C to +85 °C	

Description

The MT8870D/MT8870D-1 is a complete DTMF receiver integrating both the bandsplit filter and digital decoder functions. The filter section uses switched capacitor techniques for high and low group filters; the decoder uses digital counting techniques to detect and decode all 16 DTMF tone-pairs into a 4-bit code. External component count is minimized by on chip provision of a differential input amplifier, clock oscillator and latched three-state bus interface.




Figure 1 - Functional Block Diagram




Figure 2 - Pin Connections

Pin Description

Pin #		Name	Description
18	20		
1	1	IN+	Non-Inverting Op-Amp (Input).
2	2	IN-	Inverting Op-Amp (Input).
3	3	GS	Gain Select. Gives access to output of front end differential amplifier for connection of feedback resistor.
4	4	V _{Ref}	Reference Voltage (Output). Nominally V _{DD} /2 is used to bias inputs at mid-rail (see Fig. 6 and Fig. 10).
5	5	INH	Inhibit (Input). Logic high inhibits the detection of tones representing characters A, B, C and D. This pin input is internally pulled down.
6	6	PWDN	Power Down (Input). Active high. Powers down the device and inhibits the oscillator. This pin input is internally pulled down.
7	8	OSC1	Clock (Input).
8	9	OSC2	Clock (Output). A 3.579545 MHz crystal connected between pins OSC1 and OSC2 completes the internal oscillator circuit.
9	10	V _{SS}	Ground (Input). 0V typical.
10	11	TOE	Three State Output Enable (Input). Logic high enables the outputs Q1-Q4. This pin is pulled up internally.
11-14	12-15	Q1-Q4	Three State Data (Output). When enabled by TOE, provide the code corresponding to the last valid tone-pair received (see Table 1). When TOE is logic low, the data outputs are high impedance.
15	17	StD	Delayed Steering (Output). Presents a logic high when a received tone-pair has been registered and the output latch updated; returns to logic low when the voltage on St/GT falls below V _{TSt} .
16	18	ESt	Early Steering (Output). Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.
17	19	St/GT	Steering Input/Guard time (Output) Bidirectional. A voltage greater than V _{TSt} detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than V _{TSt} frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.
18	20	V _{DD}	Positive power supply (Input). +5V typical.
	7, 16	NC	No Connection.

Functional Description

The MT8870D/MT8870D-1 monolithic DTMF receiver offers small size, low power consumption and high performance. Its architecture consists of a bandsplit filter section, which separates the high and low group tones, followed by a digital counting section which verifies the frequency and duration of the received tones before passing the corresponding code to the output bus.

Filter Section

Separation of the low-group and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters, the bandwidths of which correspond to the low and high group frequencies. The filter section also incorporates notches at 350 and 440 Hz for exceptional dial tone rejection (see Figure 3). Each filter output is followed by a single order switched capacitor filter section which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.

Decoder Section

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while




Figure 4 - Basic Steering Circuit

providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (this is referred to as the “signal condition” in some industry specifications) the “Early Steering” (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state (see “Steering Circuit”).

Steering Circuit

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes v_c (see Figure 4) to rise as the capacitor discharges. Provided signal




Figure 3 - Filter Response

condition is maintained (ESt remains high) for the validation period (t_{GTP}), v_c reaches the threshold (V_{TSt}) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Table 1) into the output latch. At this point the GT output is activated and drives v_c to V_{DD} . GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag (StD) goes high, signalling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the three state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (dropout) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

Guard Time Adjustment

In many situations not requiring selection of tone duration and interdigital pause, the simple steering circuit shown in Figure 4 is applicable. Component values are chosen according to the formula:

$$t_{REC} = t_{DP} + t_{GTP}$$

$$t_{ID} = t_{DA} + t_{GTA}$$

The value of t_{DP} is a device parameter (see Figure 11) and t_{REC} is the minimum signal duration to be recognized by the receiver. A value for C of 0.1 μ F is




Figure 5 - Guard Time Adjustment

Digit	TOE	INH	ESt	Q ₄	Q ₃	Q ₂	Q ₁
ANY	L	X	H	Z	Z	Z	Z
1	H	X	H	0	0	0	1
2	H	X	H	0	0	1	0
3	H	X	H	0	0	1	1
4	H	X	H	0	1	0	0
5	H	X	H	0	1	0	1
6	H	X	H	0	1	1	0
7	H	X	H	0	1	1	1
8	H	X	H	1	0	0	0
9	H	X	H	1	0	0	1
0	H	X	H	1	0	1	0
*	H	X	H	1	0	1	1
#	H	X	H	1	1	0	0
A	H	L	H	1	1	0	1
B	H	L	H	1	1	1	0
C	H	L	H	1	1	1	1
D	H	L	H	0	0	0	0
A	H	H	L	undetected, the output code will remain the same as the previous detected code			
B	H	H	L				
C	H	H	L				
D	H	H	L				

Table 1. Functional Decode Table

L=LOGIC LOW, H=LOGIC HIGH, Z=HIGH IMPEDANCE
X = DON'T CARE

recommended for most applications, leaving R to be selected by the designer.

Different steering arrangements may be used to select independently the guard times for tone present (t_{GTP}) and tone absent (t_{GTA}). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity. Increasing t_{REC} improves talk-off performance since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively, a relatively short t_{REC} with a long t_{DO} would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 5.

Power-down and Inhibit Mode

A logic high applied to pin 6 (PWDN) will power down the device to minimize the power consumption in a standby mode. It stops the oscillator and the functions of the filters.

Inhibit mode is enabled by a logic high input to the pin 5 (INH). It inhibits the detection of tones representing characters A, B, C, and D. The output code will remain the same as the previous detected code (see Table 1).

Differential Input Configuration

The input arrangement of the MT8870D/MT8870D-1 provides a differential-input operational amplifier as well as a bias source (V_{Ref}) which is used to bias the inputs at mid-rail. Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain. In a single-ended configuration, the input pins are connected as shown in Figure 10 with the op-amp connected for unity gain and V_{Ref} biasing the input at $\frac{1}{2}V_{DD}$. Figure 6 shows the differential configuration, which permits the adjustment of gain with the feedback resistor R_5 .

Crystal Oscillator

The internal clock circuit is completed with the addition of an external 3.579545 MHz crystal and is normally connected as shown in Figure 10 (Single-Ended Input Configuration). However, it is possible to configure several MT8870D/MT8870D-1 devices employing only a single oscillator crystal. The oscillator output of the first device in the chain is coupled through a 30 pF capacitor to the oscillator input (OSC1) of the next device. Subsequent devices are connected in a similar fashion. Refer to Figure 7 for details. The problems associated with unbalanced loading are not a concern with the arrangement shown, i.e., precision balancing capacitors are not required.




Figure 6 - Differential Input Configuration




Figure 7 - Oscillator Connection

Parameter	Unit	Resonator
R1	Ohms	10.752
L1	mH	.432
C1	pF	4.984
C0	pF	37.915
Qm	-	896.37
Δf	%	$\pm 0.2\%$

Table 2. Recommended Resonator Specifications

Note: Qm=quality factor of RLC model, i.e., $1/2\pi f R_1 C_1$.

Applications

RECEIVER SYSTEM FOR BRITISH TELECOM SPEC POR 1151

The circuit shown in Fig. 9 illustrates the use of MT8870D-1 device in a typical receiver system. BT Spec defines the input signals less than -34 dBm as the non-operate level. This condition can be attained by choosing a suitable values of R_1 and R_2 to provide 3 dB attenuation, such that -34 dBm input signal will correspond to -37 dBm at the gain setting pin GS of MT8870D-1. As shown in the diagram, the component values of R_3 and C_2 are the guard time requirements when the total component tolerance is 6%. For better performance, it is recommended to use the non-symmetric guard time circuit in Fig. 8.




Figure 8 - Non-Symmetric Guard Time Circuit




Figure 9 - Single-Ended Input Configuration for BT or CEPT Spec

Absolute Maximum Ratings[†]

	Parameter	Symbol	Min	Max	Units
1	DC Power Supply Voltage	V_{DD}		7	V
2	Voltage on any pin	V_I	$V_{SS}-0.3$	$V_{DD}+0.3$	V
3	Current at any pin (other than supply)	I_I		10	mA
4	Storage temperature	T_{STG}	-65	+150	°C
5	Package power dissipation	P_D		500	mW

[†] Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Derate above 75 °C at 16 mW / °C. All leads soldered to board.

Recommended Operating Conditions - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

	Parameter	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	DC Power Supply Voltage	V_{DD}	4.75	5.0	5.25	V	
2	Operating Temperature	T_O	-40		+85	°C	
3	Crystal/Clock Frequency	fc		3.579545		MHz	
4	Crystal/Clock Freq. Tolerance	Δfc		± 0.1		%	

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics - $V_{DD}=5.0V \pm 5\%$, $V_{SS}=0V$, $-40^\circ C \leq T_O \leq +85^\circ C$, unless otherwise stated.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	S U P P L Y	Standby supply current	I_{DDQ}	10	25	μA	PWDN= V_{DD}
2		Operating supply current	I_{DD}	3.0	9.0	mA	
3		Power consumption	P_O	15		mW	fc=3.579545 MHz
4	I N P U T S	High level input	V_{IH}	3.5		V	$V_{DD}=5.0V$
5		Low level input voltage	V_{IL}		1.5	V	$V_{DD}=5.0V$
6		Input leakage current	I_{IH}/I_{IL}	0.1		μA	$V_{IN}=V_{SS}$ or V_{DD}
7		Pull up (source) current	I_{SO}	7.5	20	μA	TOE (pin 10)=0, $V_{DD}=5.0V$
8		Pull down (sink) current	I_{SI}	15	45	μA	INH=5.0V, PWDN=5.0V, $V_{DD}=5.0V$
9		Input impedance (IN+, IN-)	R_{IN}	10		M Ω	@ 1 kHz
10		Steering threshold voltage	V_{TSt}	2.2	2.4	V	$V_{DD} = 5.0V$
11	O U T P U T S	Low level output voltage	V_{OL}		$V_{SS}+0.03$	V	No load
12		High level output voltage	V_{OH}	$V_{DD}-0.03$		V	No load
13		Output low (sink) current	I_{OL}	1.0	2.5	mA	$V_{OUT}=0.4 V$
14		Output high (source) current	I_{OH}	0.4	0.8	mA	$V_{OUT}=4.6 V$
15		V_{Ref} output voltage	V_{Ref}	2.3	2.5	V	No load, $V_{DD} = 5.0V$
16		V_{Ref} output resistance	R_{OR}	1		k Ω	

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

Operating Characteristics - $V_{DD}=5.0V\pm5\%$, $V_{SS}=0V$, $-40^{\circ}C \leq T_O \leq +85^{\circ}C$, unless otherwise stated. Gain Setting Amplifier

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	Input leakage current	I_{IN}			100	nA	$V_{SS} \leq V_{IN} \leq V_{DD}$
2	Input resistance	R_{IN}	10			M Ω	
3	Input offset voltage	V_{OS}			25	mV	
4	Power supply rejection	PSRR	50			dB	1 kHz
5	Common mode rejection	CMRR	40			dB	$0.75 V \leq V_{IN} \leq 4.25 V$ biased at $V_{Ref}=2.5 V$
6	DC open loop voltage gain	A_{VOL}	32			dB	
7	Unity gain bandwidth	f_C	0.30			MHz	
8	Output voltage swing	V_O	4.0			V_{pp}	Load $\geq 100 k\Omega$ to V_{SS} @ GS
9	Maximum capacitive load (GS)	C_L			100	pF	
10	Resistive load (GS)	R_L			50	k Ω	
11	Common mode range	V_{CM}	2.5			V_{pp}	No Load

MT8870D AC Electrical Characteristics - $V_{DD}=5.0V \pm 5\%$, $V_{SS}=0V$, $-40^{\circ}C \leq T_O \leq +85^{\circ}C$, using Test Circuit shown in Figure 10.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Notes*
1	Valid input signal levels (each tone of composite signal)		-29		+1	dBm	1,2,3,5,6,9
			27.5		869	mV _{RMS}	1,2,3,5,6,9
2	Negative twist accept				8	dB	2,3,6,9,12
3	Positive twist accept				8	dB	2,3,6,9,12
4	Frequency deviation accept		$\pm 1.5\% \pm 2 \text{ Hz}$				2,3,5,9
5	Frequency deviation reject		$\pm 3.5\%$				2,3,5,9
6	Third tone tolerance			-16		dB	2,3,4,5,9,10
7	Noise tolerance			-12		dB	2,3,4,5,7,9,10
8	Dial tone tolerance			+22		dB	2,3,4,5,8,9,11

[‡] Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

*NOTES

1. dBm= decibels above or below a reference power of 1 mW into a 600 ohm load.
2. Digit sequence consists of all DTMF tones.
3. Tone duration= 40 ms, tone pause= 40 ms.
4. Signal condition consists of nominal DTMF frequencies.
5. Both tones in composite signal have an equal amplitude.
6. Tone pair is deviated by $\pm 1.5\% \pm 2 \text{ Hz}$.
7. Bandwidth limited (3 kHz) Gaussian noise.
8. The precise dial tone frequencies are (350 Hz and 440 Hz) $\pm 2\%$.
9. For an error rate of better than 1 in 10,000.
10. Referenced to lowest level frequency component in DTMF signal.
11. Referenced to the minimum valid accept level.
12. Guaranteed by design and characterization.

MT8870D-1 AC Electrical Characteristics - $V_{DD}=5.0V\pm5\%$, $V_{SS}=0V$, $-40^{\circ}C \leq T_O \leq +85^{\circ}C$, using Test Circuit shown in Figure 10.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Notes*
1	Valid input signal levels (each tone of composite signal)		-31		+1	dBm	Tested at $V_{DD}=5.0V$ 1,2,3,5,6,9
			21.8		869	mV _{RMS}	
2	Input Signal Level Reject		-37			dBm	Tested at $V_{DD}=5.0V$ 1,2,3,5,6,9
			10.9			mV _{RMS}	
3	Negative twist accept				8	dB	2,3,6,9,13
4	Positive twist accept				8	dB	2,3,6,9,13
5	Frequency deviation accept		$\pm 1.5\% \pm 2$ Hz				2,3,5,9
6	Frequency deviation reject		$\pm 3.5\%$				2,3,5,9
7	Third zone tolerance			-18.5		dB	2,3,4,5,9,12
8	Noise tolerance			-12		dB	2,3,4,5,7,9,10
9	Dial tone tolerance			+22		dB	2,3,4,5,8,9,11

[‡] Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

***NOTES**

1. dBm= decibels above or below a reference power of 1 mW into a 600 ohm load.
2. Digit sequence consists of all DTMF tones.
3. Tone duration= 40 ms, tone pause= 40 ms.
4. Signal condition consists of nominal DTMF frequencies.
5. Both tones in composite signal have an equal amplitude.
6. Tone pair is deviated by $\pm 1.5\% \pm 2$ Hz.
7. Bandwidth limited (3 kHz) Gaussian noise.
8. The precise dial tone frequencies are (350 Hz and 440 Hz) $\pm 2\%$.
9. For an error rate of better than 1 in 10,000.
10. Referenced to lowest level frequency component in DTMF signal.
11. Referenced to the minimum valid accept level.
12. Referenced to Fig. 10 input DTMF tone level at -25dBm (-28dBm at GS Pin) interference frequency range between 480-3400Hz.
13. Guaranteed by design and characterization.

AC Electrical Characteristics - $V_{DD}=5.0V\pm5\%$, $V_{SS}=0V$, $-40^{\circ}C \leq T_o \leq +85^{\circ}C$, using Test Circuit shown in Figure 10.

		Characteristics	Sym	Min	Typ [‡]	Max	Units	Conditions
1	T I M I N G	Tone present detect time	t_{DP}	5	11	14	ms	Note 1
2		Tone absent detect time	t_{DA}	0.5	4	8.5	ms	Note 1
3		Tone duration accept	t_{REC}			40	ms	Note 2
4		Tone duration reject	$t_{\overline{REC}}$	20			ms	Note 2
5		Interdigit pause accept	t_{ID}			40	ms	Note 2
6		Interdigit pause reject	t_{DO}	20			ms	Note 2
7	O U T P U T S	Propagation delay (St to Q)	t_{PQ}		8	11	μs	TOE= V_{DD}
8		Propagation delay (St to StD)	t_{PStD}		12	16	μs	TOE= V_{DD}
9		Output data set up (Q to StD)	t_{QStD}		3.4		μs	TOE= V_{DD}
10		Propagation delay (TOE to Q ENABLE)	t_{PTE}		50		ns	load of 10 k Ω , 50 pF
11		Propagation delay (TOE to Q DISABLE)	t_{PTD}		300		ns	load of 10 k Ω , 50 pF
12	P D W N	Power-up time	t_{PU}		30		ms	Note 3
13		Power-down time	t_{PD}		20		ms	
14	C L O C K	Crystal/clock frequency	f_C	3.5759	3.5795	3.5831	MHz	
15		Clock input rise time	t_{LHCL}			110	ns	Ext. clock
16		Clock input fall time	t_{HLCL}			110	ns	Ext. clock
17		Clock input duty cycle	DC _{CL}	40	50	60	%	Ext. clock
18		Capacitive load (OSC2)	C_{LO}			30	pF	

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

*NOTES:

1. Used for guard-time calculation purposes only.
2. These, user adjustable parameters, are not device specifications. The adjustable settings of these minimums and maximums are recommendations based upon network requirements.
3. With valid tone present at input, t_{PU} equals time from PDWN going low until ESt going high.





Figure 10 - Single-Ended Input Configuration

**EXPLANATION OF EVENTS**

- A) TONE BURSTS DETECTED, TONE DURATION INVALID, OUTPUTS NOT UPDATED.
- B) TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN OUTPUTS
- C) END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, OUTPUTS REMIAN LATCHED UNTIL NEXT VALID TONE.
- D) OUTPUTS SWITCHED TO HIGH IMPEDANCE STATE.
- E) TONE #n + 1 DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN OUTPUTS (CURRENTLY HIGH IMPEDANCE).
- F) ACCEPTABLE DROPOUT OF TONE #n + 1, TONE ABSENT DURATION INVALID, OUTPUTS REMAIN LATCHED.
- G) END OF TONE #n + 1 DETECTED, TONE ABSENT DURATION VALID, OUTPUTS REMAIN LATCHED UNTIL NEXT VALID TONE.

EXPLANATION OF SYMBOLS

- V_{in} DTMF COMPOSITE INPUT SIGNAL.
- ESt EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES.
- St/GT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT.
- Q_1-Q_4 4-BIT DECODED TONE OUTPUT.
- StD DELAYED STEERING OUTPUT. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL.
- TOE TONE OUTPUT ENABLE (INPUT). A LOW LEVEL SHIFTS Q_1-Q_4 TO ITS HIGH IMPEDANCE STATE.
- $t_{\overline{REC}}$ MAXIMUM DTMF SIGNAL DURATION NOT DETECED AS VALID
- t_{REC} MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION
- t_{ID} MAXIMUM TIME BETWEEN VALID DTMF SIGNALS.
- t_{DO} MAXIMUM ALLOWABLE DROP OUT DURING VALID DTMF SIGNAL.
- t_{DP} TIME TO DETECT THE PRESENCE OF VALID DTMF SIGNALS.
- t_{DA} TIME TO DETECT THE ABSENCE OF VALID DTMF SIGNALS.
- t_{GTP} GUARD TIME, TONE PRESENT.
- t_{GTA} GUARD TIME, TONE ABSENT.

Figure 11 - Timing Diagram



Features

- Complete DTMF transmitter/receiver
- Central office quality
- Low power consumption
- Microprocessor port
- Adjustable guard time
- Automatic tone burst mode
- Call progress mode

Applications

- Credit card systems
- Paging systems
- Repeater systems/mobile radio
- Interconnect dialers
- Personal computers

Description

The MT8880C/C-1 is a monolithic DTMF transceiver with call progress filter. It is fabricated in Mitel's ISO²-CMOS technology, which provides low power dissipation and high reliability. The DTMF receiver is

ISSUE 3

September 1995

Ordering Information

MT8880CE/CE-1	20 Pin Plastic DIP
MT8880CC/CC-1	20 Pin Ceramic DIP
MT8880CS/CS-1	20 Pin SOIC
MT8880CN/CN-1	24 Pin SSOP
MT8880CP/CP-1	28 Pin Plastic LCC

-40°C to +85°C

based upon the industry standard MT8870 monolithic DTMF receiver; the transmitter utilizes a switched capacitor D/A converter for low distortion, high accuracy DTMF signalling. Internal counters provide a burst mode such that tone bursts can be transmitted with precise timing. A call progress filter can be selected allowing a microprocessor to analyze call progress tones. A standard microprocessor bus is provided and is directly compatible with 6800 series microprocessors. The MT8880C-1 is functionally identical to the MT8880C except for the performance of the receiver section, which is enhanced to accept and reject lower signal levels.




Figure 1 - Functional Block Diagram




Figure 2 - Pin Connections

Pin Description

Pin #			Name	Description
20	24	28		
1	1	1	IN+	Non-inverting op-amp input.
2	2	2	IN-	Inverting op-amp input.
3	3	4	GS	Gain Select. Gives access to output of front end differential amplifier for connection of feedback resistor.
4	4	6	V _{Ref}	Reference Voltage output, nominally V _{DD} /2 is used to bias inputs at mid-rail (see Fig. 13).
5	5	7	V _{SS}	Ground input (0V).
6	6	8	OSC1	DTMF clock/oscillator input.
7	7	9	OSC2	Clock output. A 3.579545 MHz crystal connected between OSC1 and OSC2 completes the internal oscillator circuit. Leave open circuit when OSC1 is clock input.
8	10	12	TONE	Tone output (DTMF or single tone).
9	11	13	R/W	Read/Write input. Controls the direction of data transfer to and from the MPU and the transceiver registers. TTL compatible.
10	12	14	CS	Chip Select , TTL input (CS=0 to select the chip).
11	13	15	RS0	Register Select input. See register decode table. TTL compatible.
12	14	17	Φ2	System Clock input. TTL compatible. N.B. Φ2 clock input need not be active when the device is not being accessed.
13	15	18	IRQ/CP	Interrupt Request to MPU (open drain output). Also, when call progress (CP) mode has been selected and interrupt enabled the IRQ/CP pin will output a rectangular wave signal representative of the input signal applied at the input op-amp. The input signal must be within the bandwidth limits of the call progress filter. See Figure 8.
14-17	18-21	19-22	D0-D3	Microprocessor Data Bus (TTL compatible). High impedance when CS = 1 or Φ2 is low.
18	22	26	ESt	Early Steering output. Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.
19	23	27	St/GT	Steering Input/Guard Time output (bidirectional). A voltage greater than V _{TSt} detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than V _{TSt} frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.
20	24	28	V _{DD}	Positive power supply input (+5V typical).
	8,9 16, 17	3,5, 10, 11, 16, 23- 25	NC	No Connection.

Functional Description

The MT8880C/C-1 Integrated DTMF Transceiver architecture consists of a high performance DTMF receiver with internal gain setting amplifier and a DTMF generator which employs a burst counter such that precise tone bursts and pauses can be synthesized. A call progress mode can be selected such that frequencies within the specified passband can be detected. A standard microprocessor interface allows access to an internal status register, two control registers and two data registers.

Input Configuration

The input arrangement of the MT8880C/C-1 provides a differential-input operational amplifier as well as a bias source (V_{Ref}) which is used to bias the inputs at $V_{DD}/2$. Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain. In a single-ended configuration, the input pins are connected as shown in Figure 3.

Figure 4 shows the necessary connections for a differential input configuration.




Figure 3 - Single-Ended Input Configuration

Receiver Section

Separation of the low and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters, the bandwidths of which correspond to the low and high group frequencies (see Fig. 7). These filters also incorporate notches at 350 Hz and 440 Hz for exceptional dial tone rejection. Each filter output is followed by a single order switched capacitor filter section which smooths the signals prior to limiting. Limiting is performed by high-gain comparators




Figure 4 - Differential Input Configuration

which are provided with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (this is referred to as the "signal condition" in some industry specifications) the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state.

Steering Circuit

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes v_c (see Figure 5) to rise as the capacitor discharges. Provided that the signal condition is maintained (ESt remains high) for the validation period (t_{GTP}), v_c reaches the threshold (V_{TSI}) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Figure 7) into the Receive Data Register. At this point the GT output is activated and drives v_c to V_{DD} . GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag goes high, signalling that a received tone pair has been registered. The status of the delayed steering flag can be monitored by checking the appropriate bit in the status register. If Interrupt mode has been selected, the IRQ/CP pin will pull low when the delayed steering flag is active.

The contents of the output latch are updated on an active delayed steering transition. This data is presented to the four bit bidirectional data bus when the Receive Data Register is read. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop out) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.




Figure 5 - Basic Steering Circuit

Guard Time Adjustment

The simple steering circuit shown in Figure 5 is adequate for most applications. Component values are chosen according to the formula:

$$t_{REC} = t_{DP} + t_{GTP}$$

$$t_{ID} = t_{DA} + t_{GTA}$$

The value of t_{DP} is a device parameter (see AC Electrical Characteristics) and t_{REC} is the minimum signal duration to be recognized by the receiver. A value for C1 of 0.1 μF is recommended for most applications, leaving R1 to be selected by the designer. Different steering arrangements may be used to select independently the guard times for tone present (t_{GTP}) and tone absent (t_{GTA}). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity.




Figure 6 - Guard Time Adjustment

Increasing t_{REC} improves talk-off performance since it reduces the probability that tones simulated by speech will maintain a valid signal condition long enough to be registered. Alternatively, a relatively short t_{REC} with a long t_{DO} would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 6. The receiver timing is shown in Figure 9 with a description of the events in Figure 11.

Call Progress Filter

A call progress mode, using the MT8880C/C-1, can be selected allowing the detection of various tones which identify the progress of a telephone call on the network. The call progress tone input and DTMF input are common, however, call progress tones can only be detected when CP mode has been selected. DTMF signals cannot be detected if CP mode has been selected (see Table 5). Figure 8 indicates the useful detect bandwidth of the call progress filter. Frequencies presented to the input, which are within the 'accept' bandwidth limits of the filter, are hard-limited by a high gain comparator with the \overline{IRQ}/CP pin serving as the output. The squarewave output obtained from the schmitt trigger can be analyzed by a microprocessor or counter arrangement to determine the nature of the call progress tone being detected. Frequencies which are in the 'reject' area will not be detected and consequently the \overline{IRQ}/CP pin will remain low.

DTMF Generator

The DTMF transmitter employed in the MT8880C/C-1 is capable of generating all sixteen standard DTMF tone pairs with low distortion and high accuracy. All frequencies are derived from an external 3.579545 MHz crystal. The sinusoidal waveforms for the individual tones are digitally synthesized using row and column programmable dividers and switched capacitor D/A converters. The row and column tones are mixed and filtered providing a DTMF signal with low total harmonic distortion and high accuracy. To specify a DTMF signal, data conforming to the encoding format shown in Figure 7 must be written to the transmit Data Register. Note that this is the same as the receiver output code. The individual tones which are generated (f_{LOW} and f_{HIGH}) are referred to as Low Group and High Group tones. As seen from the table, the low group frequencies are 697, 770, 852 and 941 Hz. The high group frequencies are 1209, 1336, 1477 and 1633 Hz. Typically, the high group to low group amplitude ratio (pre-emphasis) is 2dB to compensate for high group attenuation on long loops.

F _{LOW}	F _{HIGH}	DIGIT	D ₃	D ₂	D ₁	D ₀
697	1209	1	0	0	0	1
697	1336	2	0	0	1	0
697	1477	3	0	0	1	1
770	1209	4	0	1	0	0
770	1336	5	0	1	0	1
770	1477	6	0	1	1	0
852	1209	7	0	1	1	1
852	1336	8	1	0	0	0
852	1477	9	1	0	0	1
941	1336	0	1	0	1	0
941	1209	*	1	0	1	1
941	1477	#	1	1	0	0
697	1633	A	1	1	0	1
770	1633	B	1	1	1	0
852	1633	C	1	1	1	1
941	1633	D	0	0	0	0

0= LOGIC LOW, 1= LOGIC HIGH

Figure 7 - Functional Encode/Decode Table




Figure 8 - Call Progress Response

The period of each tone consists of 32 equal time segments. The period of a tone is controlled by varying the length of these time segments. During write operations to the Transmit Data Register the 4 bit data on the bus is latched and converted to 2 of 8 coding for use by the programmable divider circuitry. This code is used to specify a time segment length which will ultimately determine the frequency of the tone. When the divider reaches the appropriate count, as determined by the input code, a reset pulse is issued and the counter starts again. The number




Figure 9 - Receiver Timing Diagram

of time segments is fixed at 32, however, by varying the segment length as described above the tone output signal frequency will be varied. The divider output clocks another counter which addresses the sinewave lookup ROM.

The lookup table contains codes which are used by the switched capacitor D/A converter to obtain discrete and highly accurate DC voltage levels. Two identical circuits are employed to produce row and

column tones which are then mixed using a low noise summing amplifier. The oscillator described needs no “start-up” time as in other DTMF generators since the crystal oscillator is running continuously thus providing a high degree of tone burst accuracy. A bandwidth limiting filter is incorporated and serves to attenuate distortion products above 8 kHz. It can be seen from Figure 10 that the distortion products are very low in amplitude.




Figure 10 - Spectrum Plot

Burst Mode

In certain telephony applications it is required that DTMF signals being generated are of a specific duration determined either by the particular application or by any one of the exchange transmitter specifications currently existing. Standard DTMF signal timing can be accomplished by making use of the Burst Mode. The transmitter is capable of issuing symmetric bursts/pauses of predetermined duration. This burst/pause duration is $51 \text{ ms} \pm 1 \text{ ms}$ which is a standard interval for autodialer and central office applications. After the burst/pause has been issued, the appropriate bit is set in the Status Register indicating that the transmitter is ready for more data. The timing described above is available when DTMF mode has been selected. However, when CP mode (Call Progress mode) is selected, a second burst/pause time of $102 \text{ ms} \pm 2 \text{ ms}$ is available. This extended interval is useful when precise tone bursts of longer than 51 ms duration and 51 ms pause are desired. Note that when CP mode and Burst mode have been selected, DTMF tones may be transmitted only and *not* received.

In applications where a non-standard burst/pause duration is required, burst mode must be disabled

and the transmitter gated on and off by an external hardware or software timer.

Single Tone Generation

A single tone mode is available whereby individual tones from the low group or high group can be generated. This mode can be used for DTMF test equipment applications, acknowledgment tone generation and distortion measurements. Refer to Control Register B description for details.

Distortion Calculations

The MT8880C/C-1 is capable of producing precise tone bursts with minimal error in frequency (see Table 1). The internal summing amplifier is followed by a first-order lowpass switched capacitor filter to minimize harmonic components and intermodulation products. The total harmonic distortion for a *single tone* can be calculated using Equation 1, which is the ratio of the total power of all the extraneous frequencies to the power of the fundamental frequency expressed as a percentage. The Fourier components of the tone output correspond to $V_{2f} \dots V_{nf}$ as measured on the output waveform. The total harmonic distortion for a *dual tone* can be calculated

EXPLANATION OF EVENTS

- A) TONE BURSTS DETECTED, TONE DURATION INVALID, RX DATA REGISTER NOT UPDATED.
- B) TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER.
- C) END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR.
- D) TONE #n+1 DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER.
- E) ACCEPTABLE DROPOUT OF TONE #n+1, TONE ABSENT DURATION INVALID, DATA REMAINS UNCHANGED.
- F) END OF TONE #n+1 DETECTED, TONE ABSENT DURATION VALID, INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR.

EXPLANATION OF SYMBOLS

- V_{in} DTMF COMPOSITE INPUT SIGNAL.
- EST EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES.
- St/GT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT.
- RX_0-RX_3 4-BIT DECODED DATA IN RECEIVE DATA REGISTER
- b3 DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF SIGNAL.
- b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ.
- \overline{IRQ}/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ.
- t_{REC} MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID.
- t_{REC} MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION.
- t_{ID} MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS.
- t_{DO} MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL.
- t_{DP} TIME TO DETECT VALID FREQUENCIES PRESENT.
- t_{DA} TIME TO DETECT VALID FREQUENCIES ABSENT.
- t_{GTP} GUARD TIME, TONE PRESENT.
- t_{GTA} GUARD TIME, TONE ABSENT.

Figure 11 - Description of Timing Events

$$\text{THD}(\%) = 100 \frac{\left(\sqrt{V_{2f}^2 + V_{3f}^2 + V_{4f}^2 + \dots V_{nf}^2} \right)}{V_{\text{fundamental}}}$$

Equation 1. THD (%) For a Single Tone

$$\text{THD}(\%) = 100 \frac{\left(\sqrt{V_{2L}^2 + V_{3L}^2 + \dots V_{nL}^2 + V_{2H}^2 + V_{3H}^2 + \dots V_{nH}^2 + V_{\text{IMD}}^2} \right)}{\sqrt{V_L^2 + V_H^2}}$$

Equation 2. THD (%) For a Dual Tone

ACTIVE INPUT	OUTPUT FREQUENCY (Hz)		%ERROR
	SPECIFIED	ACTUAL	
L1	697	699.1	+0.30
L2	770	766.2	-0.49
L3	852	847.4	-0.54
L4	941	948.0	+0.74
H1	1209	1215.9	+0.57
H2	1336	1331.7	-0.32
H3	1477	1471.9	-0.35
H4	1633	1645.0	+0.73

Table 1. Actual Frequencies Versus Standard Requirements

using Equation 2. V_L and V_H correspond to the low group amplitude and high group amplitude, respectively, and V_{IMD}^2 is the sum of all the intermodulation components. The internal switched-capacitor filter following the D/A converter keeps distortion products down to a very low level as shown in Figure 10.

DTMF Clock Circuit

The internal clock circuit is completed with the addition of a standard television colour burst crystal. The crystal specification is as follows:

- Frequency:

Frequency Tolerance:

Resonance Mode:

Load Capacitance:
- 3.579545 MHz

±0.1%

Parallel

18pF

Maximum Series Resistance:150 ohms
Maximum Drive Level: 2mW

e.g. CTS Knights MP036S
Toyocom TQC-203-A-9S

A number of MT8880C/C-1 devices can be connected as shown in Figure 12 such that only one crystal is required. Alternatively, the OSC1 inputs on all devices can be driven from a TTL buffer with the OSC2 outputs left unconnected.




Figure 12 - Common Crystal Connection

Microprocessor Interface

The MT8880C/C-1 employs a microprocessor interface which allows precise control of transmitter and receiver functions. There are five internal registers associated with the microprocessor interface which can be subdivided into three categories, i.e., data transfer, transceiver control and transceiver status. There are two registers associated with data transfer operations.

The Receive Data Register contains the output code of the last valid DTMF tone pair to be decoded and is a read only register. The data entered in the Transmit Data Register will determine which tone pair is to be generated (see Figure 7 for coding details). Data can only be written to the transmit register. Transceiver control is accomplished with two Control Registers (CRA and CRB) which occupy the same address space. A write operation to CRB can be executed by setting the appropriate bit in CRA. The following write operation to the same address will then be directed to CRB and subsequent write cycles will then be directed back to CRA. A software reset must be included at the beginning of all programs to initialize the control and status registers after power up or power reset (see Figure 16). Refer to Tables 3, 4, 5 and 6 for details concerning the Control Registers. The $\overline{\text{IRQ/CP}}$ pin can be programmed such that it will provide an interrupt request signal upon validation of DTMF signals or when the transmitter is ready for more data (Burst mode only). The $\overline{\text{IRQ/CP}}$ pin is configured as an open drain output device and as such requires a pull-up resistor (see Figure 13).

RS0	R/W	FUNCTION
0	0	Write to Transmit Data Register
0	1	Read from Receive Data Register
1	0	Write to Control Register
1	1	Read from Status Register

Table 2. Internal Register Functions

b3	b2	b1	b0
RSEL	IRQ	CP/ $\overline{\text{DTMF}}$	TOUT

Table 3. CRA Bit Positions

b3	b2	b1	b0
C/ $\overline{\text{R}}$	S/ $\overline{\text{D}}$	TEST	BURST

Table 4. CRB Bit Positions

BIT	NAME	FUNCTION	DESCRIPTION
b0	TOUT	TONE OUTPUT	A logic '1' enables the tone output. This function can be implemented in either the burst mode or non-burst mode.
b1	CP/ $\overline{\text{DTMF}}$	MODE CONTROL	In DTMF mode (logic '0') the device is capable of generating and receiving Dual Tone Multi-Frequency signals. When the CP (Call Progress) mode is selected (logic '1') a 6th order bandpass filter is enabled to allow call progress tones to be detected. Call progress tones which are within the specified bandwidth will be presented at the $\overline{\text{IRQ}}$ /CP pin in rectangular wave format if the IRQ bit has been enabled (b2=1). Also, when the CP mode and BURST mode have both been selected, the transmitter will issue DTMF signals with a burst and pause of 102 ms (typ) duration. This signal duration is twice that obtained from the DTMF transmitter if DTMF mode had been selected. Note that DTMF signals cannot be decoded when the CP mode of operation has been selected.
b2	IRQ	INTERRUPT ENABLE	A logic '1' enables the INTERRUPT mode. When this mode is active and the DTMF mode has been selected (b1=0) the $\overline{\text{IRQ}}$ /CP pin will pull to a logic '0' condition when either 1) a valid DTMF signal has been received and has been present for the guard time duration or 2) the transmitter is ready for more data (BURST mode only).
b3	RSEL	REGISTER SELECT	A logic '1' selects Control Register B on the next Write cycle to the Control Register address. Subsequent Write cycles to the Control Register are directed back to Control Register A.

Table 5. Control Register A Description

BIT	NAME	FUNCTION	DESCRIPTION
b0	BURST	BURST MODE	A logic '0' enables the burst mode. When this mode is selected, data corresponding to the desired DTMF tone pair can be written to the Transmit Register resulting in a tone burst of a specific duration (see AC Characteristics). Subsequently, a pause of the same duration is induced. Immediately following the pause, the Status Register is updated indicating that the Transmit Register is ready for further instructions and an interrupt will be generated if the interrupt mode has been enabled. Additionally, if call progress (CP) mode has been enabled, the burst and pause duration is increased by a factor of two. When the burst mode is not selected (logic '1') tone bursts of any desired duration may be generated.
b1	TEST	TEST MODE	By enabling the test mode (logic '1'), the $\overline{\text{IRQ}}/\text{CP}$ pin will present the delayed steering (inverted) signal from the DTMF receiver. Refer to Figure 9 (b3 waveform) for details concerning the output waveform. DTMF mode must be selected (CRA b1=0) before test mode can be implemented.
b2	S/ $\overline{\text{D}}$	SINGLE /DUAL TONE GENERATION	A logic '0' will allow Dual Tone Multi-Frequency signals to be produced. If single tone generation is enabled (logic '1'), either row or column tones (low group or high group) can be generated depending on the state of b3 in Control Register B.
b3	C/ $\overline{\text{R}}$	COLUMN/ROW TONES	When used in conjunction with b2 (above) the transmitter can be made to generate single row or single column frequencies. A logic '0' will select row frequencies and a logic '1' will select column frequencies.

Table 6. Control Register B Description

BIT	NAME	STATUS FLAG SET	STATUS FLAG CLEARED
b0	IRQ	Interrupt has occurred. Bit one (b1) or bit two (b2) is set.	Interrupt is inactive. Cleared after Status Register is read.
b1	TRANSMIT DATA REGISTER EMPTY (BURST MODE ONLY)	Pause duration has terminated and transmitter is ready for new data.	Cleared after Status Register is read or when in non-burst mode.
b2	RECEIVE DATA REGISTER FULL	Valid data is in the Receive Data Register.	Cleared after Status Register is read.
b3	$\overline{\text{DELAYED STEERING}}$	Set upon the valid detection of the absence of a DTMF signal.	Cleared upon the detection of a valid DTMF signal.

Table 7. Status Register Description




Figure 13 - Application Circuit (Single-Ended Input)




Figure 14 - Test Circuit




Figure 15 - MT8880C/C-1 to 6802 Interface

EXAMPLE 1: A software reset must be included at the beginning of all programs to initialize the control registers after power up. The initialization procedure should be implemented 100ms after power up.

Description	Control			Data			
	CS	RS0	R/W	b3	b2	b1	b0
1) Read Status Register	0	1	1	X	X	X	X
2) Write to Control Register	0	1	0	0	0	0	0
3) Write to Control Register	0	1	0	0	0	0	0
4) Write to Control Register	0	1	0	1	0	0	0
5) Write to Control Register	0	1	0	0	0	0	0
6) Read Status Register	0	1	1	X	X	X	X

EXAMPLE 2: Transmit DTMF tones of 50 ms burst/50 ms pause and Receive DTMF Tones

Description	CS	RS0	R/W	b3	b2	b1	b0
1) Write to Control Register A (tone out, DTMF, IRQ, Select Control Register B)	0	1	0	1	1	0	1
2) Write to Control Register B (burst mode)	0	1	0	0	0	0	0
3) Write to Transmit Data Register (send a digit 7)	0	0	0	0	1	1	1
-----wait for an interrupt or poll Status Register -----							
4) Read the Status Register	0	1	1	X	X	X	X
-if bit 1 is set, the Tx is ready for the next tone, in which case...							
Write to Transmit Register (send a digit 5)	0	0	0	0	1	0	1
-if bit 2 is set, a DTMF tone has been received, in which case....							
Read the Receive Data Register	0	0	1	X	X	X	X
-if both bits are set...							
Read the Receive Data Register	0	0	1	X	X	X	X
Write to Transmit Data Register	0	0	0	0	1	0	1

NOTE: IN THE TX BURST MODE, STATUS REGISTER BIT 1 WILL NOT BE SET UNTIL 100 ms (±2 ms) AFTER THE DATA IS WRITTEN TO THE TX DATA REGISTER. IN EXTENDED BURST MODE THIS TIME WILL BE DOUBLED TO 200 ms (± 4 ms).

Figure 16 - Application Hints

Absolute Maximum Ratings*

	Parameter	Symbol	Min	Max	Units
1	Power supply voltage $V_{DD}-V_{SS}$	V_{DD}		6	V
2	Voltage on any pin	V_I	$V_{SS}-0.3$	$V_{DD}+0.3$	V
3	Current at any pin (Except V_{DD} and V_{SS})			10	mA
4	Storage temperature	T_{ST}	-65	+150	°C
5	Package power dissipation	P_D		1000	mW

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

	Parameter	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	Positive power supply	V_{DD}	4.75	5.00	5.25	V	
2	Operating temperature	T_O	-40		+85	°C	
3	Crystal clock frequency	f_{CLK}	3.575965	3.579545	3.583124	MHz	

‡ Typical figures are at 25 °C and for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics[†] - $V_{SS}=0$ V.

		Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	S U P	Operating supply voltage	V_{DD}	4.75	5.0	5.25	V	
2		Operating supply current	I_{DD}		7.0	11	mA	
3		Power consumption	P_C			57.8	mW	
4	I N P U T S	High level input voltage (OSC1)	V_{IHO}	3.5			V	
5		Low level input voltage (OSC1)	V_{ILO}			1.5	V	
6		Steering threshold voltage	V_{TSt}	2.2	2.3	2.5	V	$V_{DD}=5V$
7	O U T P U T S	Low level output voltage (OSC2)	V_{OLO}			0.1	V	No load
8		High level output voltage (OSC2)	V_{OHO}	4.9			V	No load $V_{DD}=5$ V
9		Output leakage current (IRQ)	I_{OZ}		1	10	μA	$V_{OH}=2.4$ V
10		V_{Ref} output voltage	V_{Ref}	2.4	2.5	2.6	V	No load, $V_{DD}=5V$
11		V_{Ref} output resistance	R_{OR}		1.3		kΩ	
12	D i g i t a l	Low level input voltage	V_{IL}			0.8	V	
13		High level input voltage	V_{IH}	2.0			V	
14		Input leakage current	I_{IZ}			10	μA	$V_{IN}=V_{SS}$ to V_{DD}
15	Data Bus	Source current	I_{OH}	-1.4	-6.6		mA	$V_{OH}=2.4V$
16		Sink current	I_{OL}	2.0	4.0		mA	$V_{OL}=0.4V$
17	ESt and St/Gt	Source current	I_{OH}	-0.5	-3.0		mA	$V_{OH}=4.6V$
18		Sink current	I_{OL}	2	4		mA	$V_{OL}=0.4V$
19	IRQ/ CP	Sink current	I_{OL}	4	16		mA	$V_{OL}=0.4V$

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25 °C, $V_{DD}=5V$ and for design aid only: not guaranteed and not subject to production testing.

Electrical Characteristics

Gain Setting Amplifier - Voltages are with respect to ground (V_{SS}) unless otherwise stated, $V_{SS}=0V$.

	Characteristics	Sym	Min	Typ	Max	Units	Test Conditions
1	Input leakage current	I_{IN}			100	nA	$V_{SS} \leq V_{IN} \leq V_{DD}$
2	Input resistance	R_{IN}	10			MΩ	
3	Input offset voltage	V_{OS}			25	mV	
4	Power supply rejection	PSRR	50			dB	1 kHz
5	Common mode rejection	CMRR	40			dB	
6	DC open loop voltage gain	A_{VOL}	40			dB	$C_L = 20p$
7	Unity gain bandwidth	BW	1.0			MHz	$C_L = 20p$
8	Output voltage swing	V_O	0.5		$V_{DD}-0.5$	V	$R_L \geq 100\text{ k}\Omega$ to V_{SS}
9	Allowable capacitive load (GS)	C_L			100	pF	PM>40°
10	Allowable resistive load (GS)	R_L	50			kΩ	$V_O = 4V_{pp}$
11	Common mode range	V_{CM}	1.0		$V_{DD}-1.0$	V	$R_L = 50k\Omega$

Figures are for design aid only: not guaranteed and not subject to production testing.

Characteristics are over recommended operating conditions unless otherwise stated.

MT8880C-1 AC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

	Characteristics	Sym	Min	Typ	Max	Units	Notes*
1	Valid input signal levels (each tone of composite signal)		-31			dBm	1,2,3,5,6,9
			21.8			mV _{RMS}	1,2,3,5,6,9
					+1	dBm	1,2,3,5,6,9
					869	mV _{RMS}	1,2,3,5,6,9
2	Input Signal Level Reject		-37			dBm	1,2,3,5,6,9
			10.9			mV _{RMS}	1,2,3,5,6,9

[†] Characteristics are over recommended temperature and at $V_{DD}=5V$, using the test circuit shown in Figure 13.

MT8880C AC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Notes*
1	Valid Input signal levels (each tone of composite signal)		-29			dBm	1,2,3,5,6,9
			27.5			mV _{RMS}	1,2,3,5,6,9
					+1	dBm	1,2,3,5,6,9
					869	mV _{RMS}	1,2,3,5,6,9

[†] Characteristics are over recommended operating conditions (unless otherwise stated) using the test circuit shown in Figure 13.

AC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated. $f_C=3.579545\text{ MHz}$.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Notes*
1	Positive twist accept				8	dB	2,3,6,9
2	Negative twist accept				8	dB	2,3,6,9
3	Freq. deviation accept		$\pm 1.5\%\pm 2\text{Hz}$				2,3,5,9
4	Freq. deviation reject		$\pm 3.5\%$				2,3,5
5	Third tone tolerance			-16		dB	2,3,4,5,9,10
6	Noise tolerance			-12		dB	2,3,4,5,7,9,10
7	Dial tone tolerance			22		dB	2,3,4,5,8,9,11

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, $V_{DD} = 5V$, and for design aid only: not guaranteed and not subject to production testing.

* See "Notes" following AC Electrical Characteristics Tables.

AC Electrical Characteristics[†] - Call Progress - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Notes*
1	Lower freq. (ACCEPT)	f_{LA}		320		Hz	@ -25 dBm
2	Upper freq. (ACCEPT)	f_{HA}		510		Hz	@ -25 dBm
3	Lower freq. (REJECT)	f_{LR}		290		Hz	@ -25 dBm
4	Upper freq. (REJECT)	f_{HR}		540		Hz	@ -25 dBm
5	Call progress tone detect level (total power)		-30			dBm	

[†] Characteristics are over recommended operating conditions unless otherwise stated

[‡] Typical figures are at 25°C, $V_{DD} = 5V$, and for design aid only: not guaranteed and not subject to production testing

* See "Notes" AC Electrical Characteristics Tables

AC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

		Characteristics	Sym	Min	Typ [‡]	Max	Units	Conditions
1	R X	Tone present detect time	t_{DP}	3	11	14	ms	Note 12
2		Tone absent detect time	t_{DA}	0.5	4	8.5	ms	Note 12
3		Tone duration accept	t_{REC}			40	ms	User adjustable [#]
4		Tone duration reject	$t_{\overline{REC}}$	20			ms	User adjustable [#]
5		Interdigit pause accept	t_{ID}			40	ms	User adjustable [#]
6		Interdigit pause reject	t_{DO}	20			ms	User adjustable [#]
7		Delay St to b3	t_{PStb3}		13		μs	
8		Delay St to RX_0 - RX_3	t_{PStRX}		8		μs	
9	T X	Tone burst duration	t_{BST}	50		52	ms	DTMF mode
10		Tone pause duration	t_{PS}	50		52	ms	DTMF mode
11		Tone burst duration (extended)	t_{BSTE}	100		104	ms	Call Progress mode
12		Tone pause duration (extended)	t_{PSE}	100		104	ms	Call Progress mode
13	T O N E O U T	High group output level	V_{HOUT}	-6.1		-2.1	dBm	$R_L=10k\Omega$
14		Low group output level	V_{LOUT}	-8.1		-4.1	dBm	$R_L=10k\Omega$
15		Pre-emphasis	dB_P		2	3	dB	$R_L=10k\Omega$
16		Output distortion (Single Tone)	THD		-35		dB	25 kHz Bandwidth $R_L=10k\Omega$
17		Frequency deviation	f_D		± 0.7	± 1.5	%	$f_C=3.579545$ MHz
18		Output load resistance	R_{LT}	10		50	$k\Omega$	
19	M P U I N T E R F A C E	$\Phi 2$ cycle period	t_{CYC}		250		ns	
20		$\Phi 2$ high pulse width	t_{CH}		115		ns	
21		$\Phi 2$ low pulse width	t_{CL}		110		ns	
22		$\Phi 2$ rise and fall time	t_R, t_F			25	ns	
23		Address, R/\overline{W} hold time	t_{AH}, t_{RWH}	26			ns	
24		Address, R/\overline{W} setup time (before $\Phi 2$)	t_{AS}, t_{RWS}	23			ns	
25		Data hold time (read)	t_{DHR}	22			ns	*
26		$\Phi 2$ to valid data delay (read)	t_{DDR}			100	ns	200 pF load
27		Data setup time (write)	t_{DSW}	45			ns	

AC Electrical Characteristics[†] (Cont'd) - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

		Characteristics	Sym	Min	Typ [‡]	Max	Units	Notes*
28		Data hold time (write)	t _{DHW}	10			ns	
29		Input Capacitance (data bus)	C _{IN}		5		pF	
30		Output Capacitance (IRQ/CP)	C _{OUT}		5		pF	
31	D T M F	Crystal/clock frequency	f _C	3.5759	3.5795	3.5831	MHz	
32		Clock input rise time	t _{LHCL}			110	ns	Ext. clock
33		Clock input duty cycle	t _{HLCL}			110	ns	Ext. clock
34	C L K	Clock input duty cycle	DC _{CL}	40	50	60	%	Ext. clock
35		Capacitive load (OSC2)	C _{LO}			30	pF	




[†] Timing is over recommended temperature & power supply voltages.

[‡] Typical figures are at 25°C and for design aid only: not guaranteed and not subject to production testing.

* The data bus output buffers are no longer sourcing or sinking current by t_{DHR}.

See Figure 6 regarding guard time adjustment.

- NOTES:**
- 1) dBm=decibels above or below a reference power of 1 mW into a 600 ohm load.
 - 2) Digit sequence consists of all 16 DTMF tones.
 - 3) Tone duration=40 ms. Tone pause=40 ms.
 - 4) Nominal DTMF frequencies are used.
 - 5) Both tones in the composite signal have an equal amplitude.
 - 6) The tone pair is deviated by $\pm 1.5\% \pm 2$ Hz.
 - 7) Bandwidth limited (3 kHz) Gaussian noise.
 - 8) The precise dial tone frequencies are 350 and 440 Hz ($\pm 2\%$).
 - 9) For an error rate of less than 1 in 10,000.
 - 10) Referenced to the lowest amplitude tone in the DTMF signal.
 - 11) Referenced to the minimum valid accept level.
 - 12) For guard time calculation purposes.



Contents

- DTMF Receiver Development
- Mobile Radio Applications
- Inside The MT8870
- Distributed Control Systems
- DTMF Receiver Application
- Data Communication Using DTMF

Introduction

The purpose of this Application Note is to provide information on the operation and application of DTMF Receivers. The MT8870 Integrated DTMF Receiver will be discussed in detail and its use illustrated in the application examples which follow.

More than 25 years ago the need for an improved method for transferring dialling information through the telephone network was recognized. The traditional method, Dial pulse signalling, was not only slow, suffering severe distortion over long wire loops, but required a DC path through the communications channel. A signalling scheme was developed utilizing voice frequency tones and implemented as a very reliable alternative to pulse dialling. This scheme is known as DTMF (Dual Tone Multi-Frequency), Touch-Tone[™] or simply, tone dialling. As its acronym suggests, a valid DTMF signal is the sum of two tones, one from a low group (697-941Hz) and one from a high group (1209-1633Hz) with each group containing four individual tones. The tone

frequencies were carefully chosen such that they are not harmonically related and that their intermodulation products result in minimal signalling impairment (Fig. 1a). This scheme allows for 16 unique combinations. Ten of these codes represent the numerals zero through nine, the remaining six (*, #, A, B, C, D) being reserved for special signalling. Most telephone keypads contain ten numeric push buttons plus the asterisk (*) and octothorp (#). The buttons are arranged in a matrix, each selecting its low group tone from its respective row and its high group tone from its respective column (Fig. 1b).

The DTMF coding scheme ensures that each signal contains one and only one component from each of the high and low groups. This significantly simplifies decoding because the composite DTMF signal may be separated with bandpass filters, into its two single frequency components each of which may be handled individually. As a result DTMF coding has proven to provide a flexible signalling scheme of excellent reliability, hence motivating innovative and competitive decoder design.

Development

Early DTMF decoders (receivers) utilized banks of bandpass filters making them somewhat cumbersome and expensive to implement. This generally restricted their application to central offices (telephone exchanges).

The first generation receiver typically used LC filters, active filters and/or phase locked loop techniques to




Figure 1a - The Dual Tone Multifrequency (DTMF) Spectrum




Figure 1b - The Dual Tone Multifrequency (DTMF) Keypad




Figure 2 - Typical DTMF Receiver Applications

receive and decode DTMF tones. Initial functions were, commonly, phone number decoders and toll call restrictors. A DTMF receiver is also frequently used as a building block in a tone-to-pulse converter which allows Touch-Tone dialling access to mechanical step-by-step and crossbar exchanges (Fig. 2).

The introduction of MOS/LSI digital techniques brought about the second generation of tone receiver development. These devices were used to digitally decode the two discrete tones that result from decomposition of the composite signal. Two analog bandpass filters were used to perform the decomposition.

Totally self-contained receivers implemented in thick film hybrid technology depicted the start of third generation devices. Typically, they also used analog active filters to bandsplit the composite signal and MOS digital devices to decode the tones.

The development of silicon-implemented switched capacitor sampled filters marked the birth of the fourth and current generation of DTMF receiver technology. Initially single chip bandpass filters were combined with currently available decoders enabling a two chip receiver design. A further advance in integration has merged both functions onto a single chip allowing DTMF receivers to be realized in minimal space at a low cost.

The second and third generation technologies saw a tendency to shift complexity away from the analog circuitry towards the digital LSI circuitry in order to reduce the complexity of analog filters and their inherent problems. Now that the filters themselves can be implemented in silicon, the distribution of complexity becomes more a function of performance and silicon real estate.

Inside The MT8870

The MT8870 is a state of the art single chip DTMF receiver incorporating switched capacitor filter technology and an advanced digital counting/averaging algorithm for period measurement. The block diagram (Fig. 3) illustrates the internal workings of this device.

To aid design flexibility, the DTMF input signal is first buffered by an input op-amp which allows adjustment of gain and choice of input configuration. The input stage is followed by a low pass continuous RC active filter which performs an antialiasing function. Dial tone at 350 and 440Hz is then rejected by a third order switched capacitor notch filter. The

signal, still in its composite form, is then split into its individual high and low frequency components by two sixth order switched capacitor and pass filters. Each component tone is then smoothed by an output filter and squared up by a hard limiting comparator.

The two resulting rectangular waves are applied to digital circuitry where a counting algorithm measures and averages their periods. An accurate reference clock is derived from an inexpensive external 3.58MHz colourburst crystal.


The timing diagram (Fig. 4) illustrates the sequence of events which follow digital detection of a DTMF tone pair. Upon recognition of a valid frequency from each tone group the Early Steering (ESt) output is raised. The time required to detect the presence of two valid tones, t_{DP} is a function of the decode algorithm, the tone frequency and the previous state of the decode logic. ESt indicates that two tones of proper frequency have been detected and initiates an RC timing circuit. If both tones are present for the minimum guard time, t_{GTP} which is determined by the external RC network, the DTMF signal is decoded and the resulting data (Table 1) is latched in the output register. The Delayed Steering (StD) output is raised and indicates that new data is available. The time required to receive a valid DTMF signal, t_{REC} , is equal to the sum of t_{DP} and t_{GTP} .

f_{LOW}	f_{HIGH}	KEY	TOE	Q ₄	Q ₃	Q ₂	Q ₁
697	1209	1	1	0	0	0	1
697	1336	2	1	0	0	1	0
697	1477	3	1	0	0	1	1
770	1209	4	1	0	1	0	0
770	1336	5	1	0	1	0	1
770	1477	6	1	0	1	1	0
852	1209	7	1	0	1	1	1
852	1336	8	1	1	0	0	0
852	1477	9	1	1	0	0	1
941	1209	0	1	1	0	1	0
941	1336	*	1	1	0	1	1
941	1477	#	1	1	1	0	0
697	1633	A	1	1	1	0	1
770	1633	B	1	1	1	1	0
852	1633	C	1	1	1	1	1
941	1633	D	1	0	0	0	0
-	-	ANY	0	Z	Z	Z	Z

Table 1. MT8870 Output Truth Table

0=LOGIC LOW 1=LOGIC HIGH Z=HIGH IMPEDANCE
Output truth table. Note that key "0" is output as "1010₂" (ie:10₁₀) corresponding to standard telephony coding.

A simplified circuit diagram (Fig. 5) illustrates how the chip's steering circuit drives the external RC network to generate guard times. Pin 17, St/GT (Steering/Guard Time), is a bidirectional signal pin which controls StD, the output latches, and resets the timing circuit. When St/GT is in its input mode (St function) both Q₁ and Q₂ are turned off and the voltage level at St/GT is compared to the steering threshold voltage V_{TSt} . A transition from below to above V_{TSt} will switch the comparator's output from



External guard time, input, and clock components (dashed) are included for clarity.

Figure 3 - MT8870 Functional Block Diagram

low to high strobing new data into the output latches, and raising the StD output. As long as an input level above V_{TSt} is maintained StD will remain high indicating the presence of a valid DTMF signal.

Initially, when no valid tone-pairs are present, capacitor C is fully charged applying a low voltage to St/GT. This causes a low at the comparator's output and since ESt is also low, Q₂ turns on ensuring that C is completely charged. In this condition St/GT is in its output mode (GT function). When a valid tone-pair is received ESt is raised turning off Q₂ which puts St/GT in its high impedance input mode and allows C to discharge through R. If this condition

persists for the tone-present guard time, t_{GTP} the voltage at St/GT rises above V_{TSt} raising StD which indicates reception of a valid DTMF signal. If the tone pair drops out before the duration of t_{GTP} ESt is lowered turning on Q₂ which charges C resetting the tone-present guard time.

Once a DTMF signal is recognized as valid both ESt and the comparator output are high. This turns on Q₁ which discharges C and initializes the tone-absent guard time, t_{GTA} . After the DTMF signal is removed, ESt is lowered, Q₁ turns off placing St/GT in its input mode and C begins to charge through R.




Figure 4 - MT8870 Timing Diagram




Figure 5 - MT8870 Steering And GuardTime Circuit Operation

If the same valid tone-pair does not reappear before t_{GTA} then the voltage at St/GT falls below V_{TSt} which resets the timing circuit via Q₂ and prepares the device to receive another signal. If the same valid tone-pair reappears before t_{GTA} , ESt is raised turning on Q₁ and discharging C which resets t_{GTA} . In this case StD remains high and the tone dropout is disregarded as noise.

To provide good reliability in a typical telephony environment, a DTMF receiver should be designed to recognize a valid tone-pair greater than 40mS in duration and, to accept as successive digits, tone-pairs that are greater than 40mS apart. However in

other environments, such as two-way radio, the optimum tone duration and intra-digit times may differ due to noise considerations.

By adding an extra resistor and steering diode (Fig. 6b, 6c) t_{GTP} and t_{GTA} can be set to different values. Guard time adjustment allows tailoring of noise immunity and talk-off performance to meet specific system needs.

Talk-off is a measure of errors that occur when the receiver falsely detects a tone pair due to speech or background noise simulating a DTMF signal. Increasing t_{GTP} improves talk off performance since




Figure 6 - Guard Time Circuits

it reduces the probability that speech will maintain DTMF simulation long enough to be considered valid. The trade-off here is decreased noise immunity because dropout (longer than t_{DA}) due to noise pulses will restart t_{GTP} . Therefore, for noisy environments, t_{GTP} should be decreased. The signal absent guard time, t_{GTA} , determines the minimum time allowed between successive DTMF signals. A dropout shorter than t_{GTA} will be considered noise and will not register as a successive valid tone detection. This guards against multiple reception of a single character. Therefore, lengthening t_{GTA} will increase noise immunity and tolerance to the presence of an unwanted third tone at the expense of decreasing the maximum signalling rate.

The intricacies of the digital detection algorithm have a significant impact on the overall receiver performance. It is here that the initial decision is made to accept the signal as valid or reject it as speech or noise.

Trade-offs must be made between eliminating talk off errors and eliminating the effects of unwanted third tone signals and noise. These are mutually conflicting events. On one hand valid DTMF signals present in noise must be recognized which requires relaxation of the detection criteria. On the other hand, relaxing the detection criteria increases the probability of receiving "hits" due to talk off errors.

Many considerations must be taken into account in evaluating criteria for noise rejection. In the telephony environment two sources of noise are predominant. These are, third tone interference, which generally comes from dial tone harmonics, and band-limited white noise. In the MT8870 a complex digital averaging algorithm provides excellent immunity to voice, third tone and noise signals which prevail in a typical voice bandwidth channel.

The algorithm used in the MT8870 combines the best features from two previous generations of Mitel digital decoders with improvements resulting from years of practical use within the telephone environment. The algorithm has evolved through a combination of statistical calculations and empirical "tweaks" to result in the realization of an extremely reliable decoder.

Applications

The proven reliability of DTMF signalling has created a vast spectrum of possible applications. Until recently, many of these applications were rendered ineffective due to cost or size considerations. Now that a complete DTMF receiver can be designed with merely a single chip and a few external passive components one can take full advantage of a highly developed signalling scheme as a small, cost-effective signalling solution.




Figure 7 - Modular Approach to DTMF Receiver Systems

The design of a DTMF receiving system can generally be broken down into three functional blocks (Fig. 7). The first consideration is the interface to the transmission medium. This may be as simple as a few passive components to adequately configure the MT8870's input stage or as complex as some form of demodulation, multiplexing or analog switching system. The second functional block is the DTMF receiver itself. This is where the receiving system's parameters can be optimized for the specific signal conditions delivered from the "front end" interface. The third, and perhaps most widely varying function, is the output control logic. This may be as simple as a 4 to 16 line decoder, controlling a specific function for each DTMF code, or as complex as a full blown computer handling system protocols and adaptively varying the tone receiver's parameters to adjust for changing signal conditions. Several currently applied and conceptually designed applications are described subsequently but first let's consider the design of a typical input stage.

The input arrangement of the MT8870 provides a differential input op amp as well as a bias source (V_{REF}) which is used to bias the inputs at mid-rail. The output of this op amp is available to provide feedback for gain adjustment.

A typical single ended input configuration having unity gain is shown in Figure 8.

For balanced line applications good common mode rejection is offered by the differential configuration (Fig. 9). In both cases, the inputs are biased to $1/2 V_{DD}$ by V_{REF} . Consider an input stage which will interface to a 600Ω balanced line. To reject common mode noise signals, a balanced differential amplifier input provides the solution.

With the input configured for unity gain the MT8870 will accept maximum signal levels of +1 dBm (into 600Ω). The lowest DTMF frequency that must be detected is approximately 685Hz. Allowing 0.1dB of




Figure 8 - Single Ended Input Configuration

attenuation at 685Hz, the required input time constant may be derived from;

$$M(\omega)_{dB} = 20 \log_{10} \frac{R_f}{R} + 20 \log_{10} \frac{\omega\tau}{\{(\omega\tau)^2 + 1\}^{1/2}}$$

where $M(\omega)_{dB}$ is the amplifier gain in decibels

ω is the radian frequency

τ is the input time constant

$$\text{Therefore } -0.1 = 20 \log_{10} \frac{(2\pi)685\tau}{\{[(2\pi)685\tau]^2 + 1\}^{1/2}}$$

$$\text{or } \tau = 1.52mS$$

Now, choosing $R=220K$ gives a high input impedance (440K in the passband) and $C=\tau/R=6.9nF$ (use a standard value of 10 nF). For unity gain in the passband we choose $R_f=R$. R_a and R_b are biasing resistors. The choice of R_a is not critical and could be set at, say... 68K. Bias resistor R_a adds a zero to the non-inverting path through the differential amplifier but has no effect on the inverting

path. This zero can be exactly cancelled by the added pole due to R_b if R_b is chosen as;

$$R_b = \frac{R_a R_f}{R_a + R_f}$$

With appropriate input transient protection, this circuit will provide an excellent bridging interface across a properly terminated telephone line for end-to-end or key system applications. Transient protection may be achieved by splitting the input resistors and inserting zener diodes to achieve voltage clamping (Fig. 10). This allows the transient energy to be dissipated in the resistors and diodes and limits the maximum voltage that may appear at the op-amp inputs.

It is important to consider the amount of shunt capacitance introduced by the protection devices. In this case the parasitic capacitances of the zener diodes are in series which reduces their effect. Relatively large shunt capacitances will attenuate the high group frequencies causing the input signal to "twist" which degrades receiver performance.




Figure 9 - Differential Input Configuration

"Twist" is known as the difference in amplitude between the low and high group tones. It is specified in dB as:

$$TWIST = 20 \log_{10} \frac{V_L}{V_H}$$

where V_L is the amplitude of the low frequency tone

and V_H is the amplitude of the high frequency tone.

Twist is usually caused by the frequency response characteristic of the communication channel. Along a telephone line higher frequencies tend to roll off faster than the lower ones so the line response is usually compensated for by applying pre-emphasis (negative twist) to the originating DTMF signal. In extreme cases the receiver may require compensation. This could be realized with a filter arrangement utilizing the input op amp.

Any communication path that can pass the human voice spectrum is eligible for DTMF signalling. Therefore a variety of "front-end" interfaces may be applicable in a given control system. More commonly used media are copper wire and RF channels. An optical fibre could carry a light beam modulated by DTMF. Although this would incur a large overhead in terms of bandwidth utilization, optical fibres do offer isolation from external electro-magnetic interference. For example, if control or data signals must be sent near a high power transmission line environment, strong electric and magnetic fields could have a devastating effect on signals transmitted over wires. DTMF over fibre-

optics could easily be employed as a highly reliable communications method in a harsh interference infested environment.

In modern digital switching equipment the MT8870 can easily be interfaced to a digital PCM line by using a codec as an input interface (Fig. 11). Actually, all that is required for the interface is a PCM decoder. In fact, the output filter that normally is associated with PCM decoders is not required since the high group DTMF bandpass filter has an upper cutoff frequency low enough to meet the required roll-off of the PCM filter.

DTMF In Mobile Radio Applications

DTMF signalling plays an important role in distributed communications systems, such as multi-user mobile radio (Fig. 12). It is a "natural" in the two-way radio environment since it slips neatly into the center of the voice spectrum, has excellent noise immunity and highly integrated methods of implementation are currently available. It is also directly compatible with telephone signalling, simplifying automatic phone patch systems.

Several emergency medical service networks currently use DTMF signals to control radio repeaters. Functions are, typically, mobile identification, selection of appropriate repeater links, selection of repeater frequencies, reading of repeater status, and for completing automatic phone patch links.

If available in a system of this type, audio from a long distance communications link (microwave,




Figure 10 - MT8870 Front End Protection Circuit




Figure 11 - Interfacing The MT8870 To A Digital PABX Or Central Office

satellite, etc.) could be switched, via commands from the user's DTMF keypad, into the local repeater. This would offer the mobile user a variety of paths for

communication without the assistance of a human operator.




Figure 12 - DTMF Controlled Radio Repeater

A multi-channel repeater system serving a multitude of user groups may be found to achieve its most effective performance in the "trunked" mode. In this case, one RF channel is reserved for system signalling. System operation could be achieved as follows.

Each mobile plus the repeater system contain a DTMF receiver, DTMF generator and appropriate control logic. Mobiles are assigned individual DTMF I.D. codes and always monitor the signalling channel when idle. An originating mobile automatically sends a DTMF sequence containing its own I.D. and the I.D. of the called party. This is recognized by the repeater control which retransmits the called party's I.D. The answering mobile returns a DTMF handshake indicating to the repeater control that it is available to accept a call. At this time the repeater control sends a DTMF command sequence to both the originating and answering mobiles which instructs their logic circuits to switch to a specific, available channel. If all channels are busy the repeater control could send DTMF sequences to put both mobiles on "hold" and add their I.D.'s to a "channel-request" queue. This arrangement would

allow users to access any available frequency and converse privately instead of being restricted to one assigned channel which is shared among several user groups.

As well as an individual I.D., each mobile belonging to a particular organization could also have a common group I.D. This would allow dispatch messages to be sent to all company mobiles simultaneously. Since mobiles would be under DTMF control, messages could be sent to an unattended vehicle and, at the user's convenience, displayed on a readout.

Each radio link either established or attempted would result in DTMF I.D. codes being sent to the repeater control. These occurrences could easily be collected by a computer for statistical analysis or billing information. Customers who have defaulted on rental payments could be denied access to the system.

Simplified block diagrams of the control systems for both the repeater and mobiles are shown in Figures 13 and 14 respectively.




Figure 13 - Block Diagram of Control for "Trunked" Repeater System"




Figure 14 - Block Diagram of Mobile Radio Control System

Distributed Control Systems

There are many other applications which also fall into the distributed communications/control class. That is, several devices being controlled via a common communications medium whether it be RF, copper wire or optical fibres, etc.

Consider, for example, an existing pair of wires circulating throughout a plant. By connecting DTMF receivers at strategic points along this path one could conceivably control the whole plant from a single DTMF transmitter (Fig. 15). Each DTMF receiver would monitor the common line until its specific I.D. was received, at which time it would transfer data to its functional control logic.

With some simple logic a circuit can be devised to recognize a sequence of programmed DTMF code. Figure 16 illustrates a method of detecting a DTMF code sequence of arbitrary length, N . The object is to compare N sequential 4-bit DTMF data words to N preprogrammed 4-bit I.D. words. Programming the I.D. code is accomplished by applying the desired logic levels to the inputs of N 4-bit bus buffers. This may be achieved with straps as

shown, dipswitches or thumbwheels. Pull-up resistors should be applied to the buffer inputs. Initially, after a RESET has occurred, Q_0 of the presettable shift register is set logically high, the remaining outputs are reset. This activates the first bus buffer which applies its outputs to the Y inputs of a 4-bit comparator. The "LAST DIGIT" latch is reset, the "ERROR-" flip-flop and "VALID DIGIT" latch are set. These three signals are ANDed indicating a "no-match" condition. When a valid DTMF signal is received its data appears at the comparators "X" inputs, a comparison occurs and the result appears at the "X=Y" output. After $3.4 \mu\text{s}$ (typical) Std rises indicating that the MT8870 output data is valid and strobes "X=Y" into the "VALID DIGIT" latch. The shift register advances one position which enables the next bus buffer. If the result of the comparison was true then the "VALID DIGIT" output is high. If all digits of the sequence match then the high output from the shift register "wraps around" from Q_{N-1} to Q_0 , which strobes the "LAST DIGIT" latch high. This activates the three input AND gate indicating a "match" condition. If non-matching data is received any time during the detection sequence the "ERROR-" flip-flop is reset which disables the AND gate until a system "RESET" occurs. "RESET" may be generated in a variety of ways depending on the




Figure 15 - Distributed Control System

system design objective. If one DTMF code is reserved exclusively for the "RESET" function then the MT8870 outputs can be decoded directly. This requires that the controller send a "RESET" command prior to sending an I.D. sequence. Alternatively a "time-out" timer, triggered by StD, could serve to generate a system reset if a certain time lapse occurs between received signals. This method places time constraints on the system but eliminates the need to consume a DTMF command for the "RESET" function.

The concept of using a common transmission medium for control signalling applies to several possible situations. Plant process control, remote measurement control, selective intercom call systems, institutional intercom systems, two way radio control, pocket pagers and model car or boat remote control, just to mention a few.

Conversely, data could be collected from distributed sources. Implemented on a circulating wire or an RF channel, as illustrated in Figure 17, information could be collected by a central unit which individually polls each monitor to ask for data. Alternatively, the system could be interrupt driven (Fig.18). In this case each monitor, when ready to send data, generates an interrupt request by sending a DTMF I.D. sequence followed by a data stream. Interrupt masking or prioritizing could be achieved from the the central control end by applying DC levels across

a wire pair or sending a pilot tone in an RF system. Remote data collection units would monitor this signal to detect when a higher priority interrupt is being handled or the communications channel is busy.

Data Communication Using DTMF

There is a vast array of potential applications for DTMF signalling using the existing telephone network. Considering that there are millions of ready-made data sets installed in convenient locations (i.e. the Touch Tone telephone) remote control and data entry may be performed by users without requiring them to carry around bulky data modems.

Potential applications include:

- home remote control
- remote data entry from any Touch-Tone keypad
- credit card verification and inquiry
- salesman order entry
- catalogue store (stock/price returned via voice synthesis)
- stock broker buy/sell/inquire -using stock exchange listing mnemonics
- answering machine message retrieval
- automatic switchboard extension forwarding




Figure 16 - N-Character Sequence Identifier

A household DTMF remote control system with an optional data port can boast a variety of conveniences (Fig. 19). Remote ON/OFF control may be given to electric appliances such as a slow cooker, exterior lighting and garage heater. An electro-mechanical solenoid operated valve allows remote control of a garden sprinkler. Video buffs could interface to their VCR remote control inputs and record T.V. shows with a few keystrokes of their friend's telephone. This would enhance the function of timers which are currently available on most VCR's. Schedule changes or unexpected broadcasts could be captured from any remote

location featuring a Touch-Tone™ phone. Security systems could be controlled and a microphone could be switched in for remote audio monitoring. Interfacing a home computer to the data port makes an excellent family message center. At the remote end messages are entered from a telephone keypad. The computer responds with voice messages generated by a speech synthesizer. In the home, messages to be left are entered via the computer keyboard. Messages to be read may be displayed on the computer monitor or "played back" through the speech synthesizer.




Figure 17 - DTMF Controlled Data Collection




Figure 18 - Interrupt Driven Data Collection System




Figure 19 - Home DTMF Remote Control System




Figure 20 - Using A Pushbutton Phone As A Data Terminal

A scheme for coding ASCII characters using one and two digit DTMF signals is outlined in the appendix. Notice that on a telephone keypad keys 2 through 9 are represented by three alpha-characters as well as a numeral. To send an alpha-character, using this scheme, first press the key on which the character appears then press the key corresponding to the position in which the character appears on its key (1, 2 or 3). Numerals are sent by touching the desired number followed by a zero. The asterisk (*) and octothorp (#) have been reserved for "space" and "return" respectively. A plastic overlay the size of a credit card expands the number of useable "positions" on each button (Fig. 20). This serves as a guide for sending other ASCII codes and fits snug into a credit card wallet. ASCII control characters that are not commonly used could be listed at the bottom of the card. This user-friendly algorithm

eliminates the need to memorize conversion codes and allows significant functionality even without the overlay reference.

A simple block diagram shows how this scheme may be implemented for a home DTMF control system (Fig. 21). A ringing voltage detector signals the microprocessor of an incoming call. The microprocessor, after the prescribed number of rings, closes the answer relay engaging the proper terminating impedance. A two-to-four wire converter splits bidirectional audio from the balanced telephone line into separate single ended transmit and receive paths.

Receive audio is then switched to the DTMF receiver through the crosspoint switch. Upon receiving a valid DTMF signal, the microprocessor is alerted by




Figure 21 - Block Diagram of Home DTMF Remote Control System

the rising edge of StD. The microprocessor then checks for a valid password sequence and decodes subsequent commands. A command can be entered to put the system into remote-control mode. In this case the crosspoint switch is configured to route DTMF signals into the FM-over-mains transmitter as well as the system tone receiver. Forwarding of control signals is accomplished by applying an FM carrier to the power line. This eliminates the need to string control wires haphazardly about the house. The appropriate device is selected by its unique DTMF I.D. code. The microcomputer keeps track of all device locations and their I.D. codes since it must decide when to supply function outputs to the "nearby" devices and when to let the "remote" receivers handle the data. Subsequent data is transmitted to a selected device until a 'reset' command is entered.

Upon receiving any DTMF signal, answer back tones are returned by the microprocessor to acknowledge valid or invalid operations and to indicate the state of an interrogated device. For example, a low to high tone transition could indicate that a particular device is on, a high to low transition indicating the off state. A command could be entered to put the system in an 'external' mode which would allow communications through the data port. A host computer could be connected to this port to broaden the scope of the system.

The resident microprocessor unit contains the software and hardware to control ringing verification,

password and command decoding, answer back tone generation, audio routing, output function latches and an optional data port. Output drivers buffer the latches and switch relays or SCRs to control peripheral devices.

An infinite variety of devices could be controlled by such a system, the spectrum of which is limited only by the ability to provide appropriate interfacing. This system could also be the heart of a DTMF intercom system allowing intercommunication, "phone-patching", and remote control from varied household locations. This type of system concept is, of course, anything but limited to home use. Many applications can provide conveniences to consumers, salespeople and executives.

For example, a merchant could verify credit card accounts quickly utilizing only a telephone keypad for data entry (Fig. 22). Each credit card company could reserve one or more telephone lines to provide this function, reducing the human effort required. The receiving end system would be required to answer the call, provide a short answer back tone or message, receive and decode the credit card account number, verify it, verify the owner's name and give a go/no-go authorization. This return data could easily be provided with the aid of a voice synthesizer. An auto-dialler containing appropriate phone numbers could be installed at the merchant end as an added time saver.




Figure 22 DTMF Data Communications For An Auto Verification Line

With a similar arrangement, a travelling salesman could access price, delivery and customer status, enter or delete merchandise orders and retrieve messages all from the comfort of the customer's office (Fig. 23a). A department store could provide shop-by-phone service to its customers using telephone keypad data entry (Fig. 23b). Brokerage firms, utilizing the stock exchange mnemonic listings could provide trading price information and buy/sell service via telephone keypad entry. A voice synthesizer could provide opening and current trading price, volume of transactions and other pertinent data. A telephone answering system manufacturer could apply this technique, allowing users to access and change outgoing and incoming messages from a Touch-Tone phone.

A PBX manufacturer could offer a feature that relieves the switchboard attendant from unnecessary interaction. A call could be answered automatically and a recording may reply "Thank you for calling XYZ. Please dial the extension you wish to contact or zero for the switchboard". If the caller knows the called party's extension in advance it is not necessary to wait for the switchboard attendant to

forward the call. The attendant could be notified to intervene if there is no action by the caller say, ten seconds after the recording ends. This provides a similar function to a "Direct Inward Dialling" (DID) trunk but without the additional overhead incurred with renting a block of phone numbers as in the DID case.

Now that a DTMF receiver is so easy and inexpensive to implement there are many simple dedicated uses that become attractive. A useful home and office application for DTMF receivers is in a self-contained telephone-line-powered toll call restrictor similar to the block diagram in Fig. 2a. This could be installed in an individual telephone or at the incoming main termination depending on which phone or phones are to be restricted. While disallowing visitors from making unauthorized long distance calls, the owner may still desire access to toll dialling. This could be provided by adding a logic circuit that disables the toll restrictor upon receiving a predetermined sequence of DTMF characters (Fig. 16). In this case, the user must enter his password before dialling a long distance number.




Figure 23 - Two Applications Of DTMF Data Communications

Conclusion

The applications for DTMF signalling are tremendous and due to innovative technological advances its use is increasingly widespread. DTMF offers highly reliable, cost effective signalling solutions which require no development effort on the user's part. The advent of single chip receivers has allowed many products that were previously not cost-effective to be manufactured in production quantities.

DTMF signalling was originally designed for telephony signalling over voice quality telephone lines. This signalling technique has been applied to a multitude of control and data communications systems. All that is required is a voice quality communication channel with appropriate interfacing. The applications are limited only by one's imagination.

Appendix

ASCII TO DTMF CONVERSION								
Partial ASCII coding and conversion to 2 sequential DTMF signals								
ASCII	HEX	DTMF	ASCII	HEX	DTMF	ASCII	HEX	DTMF
ACK	06	11	!	21	44	A	41	21
BEL	07	01	"	22	45	B	42	22
BS	08	34	#	23	54	C	43	23
CAN	18	58	\$	24	55	D	44	31
CR	0D	19	%	25	56	E	45	32
DC1	11	37	&	26	79	F	46	33
DC2	12	38	'	27	16	G	47	41
DC3	13	39	(28	25	H	48	42
DC4	14	47)	29	26	I	49	43
DEL	7F	24	*	2A	64	J	4A	51
DLE	10	29	+	2B	65	K	4B	52
EM	19	59	,	2C	74	L	4C	53
ENQ	05	09	-	2D	66	M	4D	61
EOT	04	08	.	2E	46	N	4E	62
ESC	1B	14	/	2F	36	O	4F	63
ETB	17	57	0	30	00	P	50	71
ETX	03	07	1	31	10	Q	51	02
FF	0C	18	2	32	20	R	52	72
FS	1C	68	3	33	30	S	53	73
GS	1D	69	4	34	40	T	54	81
HT	09	12	5	35	50	U	55	82
LF	0A	13	6	36	60	V	56	83
NAK	15	48	7	37	70	W	57	91
NUL	00	04	8	38	80	X	58	92
RS	1E	77	9	39	90	Y	59	93
S0	0E	27	:	3A	76	Z	5A	03
S1	0F	28	;	3B	75	[5B	87
SOH	01	05	<	3C	84	\	5C	35
SP	20	*	=	3D	85]	5D	88
STX	02	06	>	3E	86	^	5E	96
SUB	1A	67	?	3F	94	'	5F	89
SYN	16	49	@	40	95	,	60	15
US	1F	78				DEL	7F	24
VT	0B	17						