

LOW I_Q, DUAL SYNCHRONOUS BUCK CONTROLLER

Check for Samples: [TPS43350-Q1](#), [TPS43351-Q1](#)

FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Test Guidance With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature
 - Device HBM ESD Classification Level H2
 - Device HBM CDM Classification Level C2
- Two Synchronous Buck Controllers
- Input Range up to 40 V, (Transients up to 60 V)
- Low-Power Mode I_Q: 30 μA (One Buck On), 35 μA (Two Bucks On)
- Low Shutdown Current I_{sh} < 4 μA
- Buck Output Range 0.9 V to 11 V
- Programmable Frequency and External Synchronization Range 150 kHz to 600 kHz
- Separate Enable Inputs (ENA, ENB)
- Frequency Spread Spectrum (TPS43351-Q1)
- Selectable Forced Continuous Mode or Automatic Low-Power Mode at Light Loads
- Sense Resistor or Inductor DCR Sensing
- Out-of-Phase Switching Between Buck Channels
- Peak Gate Drive Current 1.5 A
- Thermally Enhanced, 38-Pin HTSSOP (DAP) PowerPAD™ Package

APPLICATIONS

- Automotive Infotainment, Navigation, and Instrument Cluster Systems
- Industrial/Automotive Multi-Rail DC Power Distribution Systems and Electronic Control Units

DESCRIPTION

The TPS43350-Q1 and TPS43351-Q1 include two current-mode synchronous buck controllers designed for the harsh environment in automotive applications. The part is ideally suited for a multi-rail system with low quiescent requirements, as the part automatically operates in low-power mode (consuming only 30 μA) at light loads. The part offers protection features such as thermal, soft-start, and overcurrent protection. During short-circuit conditions of the regulator output, the current through the MOSFETs can be limited for power dissipation by activation of the current foldback feature. The two independent soft-start inputs allow ramp-up of the output voltage independently during start-up.

The switching frequency can be programmed over 150 kHz to 600 kHz or synchronized to an external clock in the same range. Additionally, the TPS43351-Q1 offers frequency-hopping spread-spectrum operation.




Figure 1. Typical Application Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾⁽²⁾

T _J	OPTION	PACKAGE	ORDERABLE PART NUMBER
–40°C to 150°C	Frequency-hopping spread spectrum OFF	DAP	TPS43350QDAPRQ1
	Frequency-hopping spread spectrum ON		TPS43351QDAPRQ1

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		MIN	MAX	UNIT	
Voltage (Buck function: BuckA and BuckB)	Input voltage: VIN, VBAT	–0.3	60	V	
	Enable inputs: ENA, ENB	–0.3	60	V	
	Bootstrap inputs: CBA, CBB	–0.3	68	V	
	Phase inputs: PHA, PHB	–0.7	60	V	
	Phase inputs: PHA, PHB (for 150 ns)	–1		V	
	Feedback inputs: FBA, FBB	–0.3	13	V	
	Error amplifier outputs: COMPA, COMPB	–0.3	13	V	
	High-side MOSFET driver: GA1-PHA, GB1-PHB	–0.3	8.8	V	
	Low-side MOSFET drivers: GA2, GB2	–0.3	8.8	V	
	Current-sense voltage: SA1, SA2, SB1, SB2	–0.3	13	V	
	Soft start: SSA, SSB	–0.3	13	V	
	Power-good output: PGA, PGB	–0.3	13	V	
	Power-good delay: DLYAB	–0.3	13	V	
	Switching-frequency timing resistor: RT	–0.3	13	V	
	SYNC, EXTSUP	–0.3	13	V	
Voltage (PMOS driver)	P-channel MOSFET driver: GC2	–0.3	60	V	
	P-channel MOSFET driver: VIN-GC2	–0.3	8.8	V	
	Gate-driver supply: VREG	–0.3	8.8	V	
Temperature	Junction temperature: T _J	–40	150	°C	
	Operating temperature: T _A	–40	125	°C	
	Storage temperature: T _{stg}	–55	165	°C	
Electrostatic discharge ratings	Human-body model (HBM) AEC-Q11 Classification Level H2	±2		kV	
	Charged-device model (CDM) AEC-Q11 Classification Level C2	FBA, FBB, RT, DLYAB	±400		V
		VBAT, SYNC, VIN	±750		
		All other pins	±500		
	Machine model (MM)	PGA, PGB	±150		
All other pins		±200			

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to GND.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TPS4335x-Q1		UNIT
		DAP		
		38 PINS		
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	27.3		°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	19.6		
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	15.9		
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	0.24		
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	6.6		
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	1.2		

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
Buck function: BuckA and BuckB voltage	Input voltage: VIN, VBAT	4	40	V
	Enable inputs: ENA, ENB	0	40	V
	Boot inputs: CBA, CBB	4	48	V
	Phase inputs: PHA, PHB	-0.6	40	V
	Current-sense voltage: SA1, SA2, SB1, SB2	0	11	V
	Power-good output: PGA, PGB	0	11	V
	SYNC, EXTSUP	0	9	V
	Operating temperature: T _A	-40	125	°C

DC ELECTRICAL CHARACTERISTICS

VIN = 8 V to 18 V, T_J = –40°C to 150°C (unless otherwise noted)

NO.	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
1.0	Input Supply								
1.1	V _{Bat}	Supply voltage	After initial start-up, condition is satisfied.			40	V		
1.2	V _{IN}	Device operating range	Input voltage required for device on initial start-up			40	V		
			Buck regulator operating range after initial start-up			40	V		
1.3	V _{IN_UV}	Buck undervoltage lockout	VIN falling		3.5	3.8	V		
			VIN rising			3.8	4	V	
1.5	I _{q_LPM}	LPM quiescent current: T _A = 25°C ⁽¹⁾	VIN = 13 V, BuckA: LPM, BuckB: off			30	40	μA	
			VIN = 13 V, BuckB: LPM, BuckA: off						
			VIN = 13 V, BuckA, B: LPM			35	45	μA	
1.6	I _{q_LPM}	LPM quiescent current: T _A = 125°C ⁽¹⁾	VIN = 13 V, BuckA: LPM, BuckB: off			40	50	μA	
			VIN = 13 V, BuckB: LPM, BuckA: off						
			VIN = 13 V, BuckA, B: LPM			45	55	μA	
1.7	I _{q_NRM}	Quiescent current: T _A = 25°C ⁽¹⁾	Normal operation, SYNC = 5 V			4.85	5.3	mA	
			VIN = 13 V, BuckA: CCM, BuckB: off						
			VIN = 13 V, BuckB: CCM, BuckA: off			7	7.6	mA	
			VIN = 13 V, BuckA, B: CCM						
1.8	I _{q_NRM}	Quiescent current: T _A = 125°C ⁽¹⁾	Normal operation, SYNC = 5 V			5	5.5	mA	
			VIN = 13 V, BuckA: CCM, BuckB: off						
			VIN = 13 V, BuckB: CCM, BuckA: off			7.5	8	mA	
			VIN = 13 V, BuckA, B: CCM						
1.9	I _{bat_sh}	Shutdown current	BuckA, B: off, V _{Bat} = 13 V			2.5	4	μA	
2.0	Input Voltage VIN - Overvoltage Lockout								
2.1	V _{OVLO}	Overvoltage shutdown	VIN rising			45	46	47	V
			VIN falling			43	44	45	V
2.2	OVLO _{Hys}	Hysteresis				1	2	3	V
2.3	OVLO _{filter}	Filter time				5		μs	
	Gate Driver for PMOS								
3.1	r _{DS(on)}	PMOS OFF				10	20	Ω	
3.2	I _{PMOS_ON}	Gate current	VIN = 13.5 V, V _{gs} = –5 V			10		mA	
3.3	t _{delay_ON}	Turnon delay	C = 10 nF			5	10	μs	
4.0	Buck Controllers								
4.1	V _{BuckA/B}	Adjustable output voltage range				0.9	11	V	
4.2	V _{ref, NRM}	Internal reference voltage in normal mode	Measure FBx pin			0.792	0.800	0.808	V
			Internal tolerance on reference			–1%	1%		
4.3	V _{ref, LPM}	Internal reference voltage in low power mode	Measure FBx pin			0.784	0.800	0.816	V
			Internal tolerance on reference			–2%	2%		
4.4	V _{sense}	V sense for forward current limit in CCM	Maximum sense voltage FBx = 0.75 V (low duty cycles)			60	75	90	mV
4.5		V sense for reverse current limit in CCM	Minimum sense voltage FBx = 1 V			–65	–37.5	–23	mV
4.6	V _{I-Foldback}	V sense for output short	Sense voltage in foldback FBx = 0 V			17	32.5	48	mV
4.7	t _{dead}	Shoot-through delay, blanking time				100		ns	
4.8	DC _{NRM}	Duty cycle	High-side minimum on-time			100		ns	
			Maximum duty cycle (digitally controlled)			98.75%			
4.9	DC _{LPM}	Duty cycle LPM				80%			

(1) Quiescent current specification is non-switching current consumption without including the current in the external feedback resistor divider.

DC ELECTRICAL CHARACTERISTICS (continued)

 VIN = 8 V to 18 V, T_J = –40°C to 150°C (unless otherwise noted)


NO.	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
4.10	I _{LPM_Entry}	LPM entry threshold load current as fraction of maximum set load current	The exit threshold is specified to be always higher than entry threshold		1%		
	I _{LPM_Exit}	LPM exit threshold load current as fraction of maximum set load current			10%		
High-Side External NMOS Gate Drivers for Buck Controller							
4.11	I _{GX1_peak}	Gate driver peak current			1.5		A
4.12	r _{DS(on)}	Source and sink driver	V _{REG} = 5.8 V, I _{GX1} current = 200 mA			2	Ω
Low-Side NMOS Gate Drivers for Buck Controller							
4.13	I _{GX2_peak}	Gate-driver peak current			1.5		A
4.14	r _{DS(on)}	Source and sink driver	V _{REG} = 5.8 V, I _{GX2} current = 200 mA			2	Ω
Error Amplifier (OTA) for Buck Converters							
4.15	G _{mBUCK}	Transconductance	COMP _A , COMP _B = 0.8 V, source/sink = 5 μA, test in feedback loop	0.72	1	1.35	mS
4.16	I _{PULLUP_FBx}	Pullup current at FBx pins	FBx = 0 V	50	100	200	nA
5.0	Digital Inputs: ENA, ENB, SYNC						
5.1	V _{ih}	Higher threshold	VIN = 13 V	1.7			V
5.2	V _{il}	Lower threshold	VIN = 13 V			0.7	V
5.3	R _{ih_SYNC}	Resistance	V _{SYNC} = 5 V, SYNC: pulldown resistance		500		kΩ
5.4	R _{il_ENC}	Resistance	V _{ENC} = 5 V, ENC: pulldown resistance		500		kΩ
5.5	I _{il_ENx}	Pullup current	V _{ENx} = 0 V, ENA, ENB: pull up current source		0.5	2	μA
6.0	Switching Parameters – Buck DC-DC Controllers						
6.1	f _{SW_Buck}	Buck switching frequency	RT pin: GND	360	400	440	kHz
6.2	f _{SW_Buck}	Buck switching frequency	RT pin: 60-kΩ external resistor	360	400	440	kHz
6.3	f _{SW_adj}	Buck adjustable range	RT pin: using external resistor	150		600	kHz
6.4	f _{SYNC}	Buck synch. range	External clock input	150		600	kHz
6.5	f _{SS}	Spread-spectrum spreading	TPS43351 only		5%		
7.0	Internal Gate-Driver Supply						
7.1	V _{REG}	Internal regulated supply	VIN = 8 V to 18 V, EXTSUP = 0 V, SYNC = High	5.5	5.8	6.1	V
		Load regulation	I _{VREG} = 0 mA to 100 mA, EXTSUP = 0 V, SYNC = high		0.2%	1%	
7.2	V _{REG-EXTSUP}	Internal regulated supply	EXTSUP = 8.5 V	7.2	7.5	7.8	V
		Load regulation	I _{EXTSUP} = 0 mA to 125 mA, SYNC = High EXTSUP = 8.5 V to 13 V		0.2%	1%	
7.3	V _{EXTSUP-VREG}	Switchover voltage	I _{VREG} = 0 mA to 100 mA, EXTSUP ramping positive	4.4	4.6	4.8	V
7.4	V _{EXTSUP-Hys}	Switchover hysteresis		150		250	mV
7.5	I _{REG-Limit}	Current limit on VREG	EXTSUP = 0 V, normal mode as well as LPM	100		400	mA
7.6	I _{REG-EXTSUP-Limit}	Current limit on VREG when using EXTSUP	I _{VREG} = 0 mA to 100 mA, EXTSUP = 8.5 V, SYNC = High	125		400	mA
8.0	Soft Start						
8.1	I _{SSx}	Soft-start source current	SSA and SSB = 0 V	0.75	1	1.25	μA
9.0	Oscillator (RT)						
9.1	V _{RT}	Oscillator reference voltage			1.2		V
10.0	Power Good / Delay						
10.1	P _{Gpullup}	Pullup for A and B	internal pullup to Sx2		50		kΩ
10.2	P _{Gth1}	Power-good threshold	FBx falling	–5%	–7%	–9%	
10.3	P _{Ghys}	Hysteresis			2%		
10.4	P _{Gdrop}	Voltage drop	I _{PGA} = 5 mA			450	mV
10.5			I _{PGA} = 1 mA			100	mV
10.6	P _{Gleak}	Leakage	V _{Sx2} = V _{PGx} = 13 V			1	μA
10.7	t _{degitch}	Degitch time	Power-good degitch	2		16	us

DC ELECTRICAL CHARACTERISTICS (continued)

VIN = 8 V to 18 V, T_J = –40°C to 150°C (unless otherwise noted)

NO.	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
10.8	t _{delay}	Reset delay	External capacitor = 1 nF VBUCKX < PG _{th1}		1		ms
10.9	t _{delay_fix}	Fixed reset delay	No external capacitor, pin open		20	50	μs
10.10	I _{oh}	Activate current source	Current to charge external capacitor	30	40	50	μA
10.11	I _{ij}	Activate current sink	Current to discharge external capacitor	30	40	50	μA
11.0	Overtemperature Protection						
11.1	T _{shutdown}	Shutdown threshold	Junction temperature	150	165		°C
11.2	T _{hys}		Hysteresis		15		°C

DEVICE INFORMATION



PIN FUNCTIONS

NAME	NO.	I/O	DESCRIPTION
AGND	19, 23	O	Analog ground reference
CBA	5	I	A capacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck controller BuckA. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
CBB	34	I	A capacitor on this pin acts as the voltage supply for the high-side N-channel MOSFET gate-drive circuitry in buck controller BuckB. When the buck is in a dropout condition, the device automatically reduces the duty cycle of the high-side MOSFET to approximately 95% on every fourth cycle to allow the capacitor to recharge.
COMPA	13	O	Error-amplifier output of BuckA and compensation node for voltage loop stability. The voltage at this node sets the target for the peak current through the inductor of BuckA. This voltage is clamped on the upper and lower ends to provide current-limit protection for the external MOSFETs.
COMPB	26	O	Error amplifier output of BuckB and compensation node for voltage loop stability. The voltage at this node sets the target for the peak current through the inductor of BuckB. This voltage is clamped on the upper and lower ends to provide current-limit protection for the external MOSFETs.
DLYAB	21	O	The capacitor at the DLYAB pin sets the power-good delay interval used to de-glitch the outputs of the power-good comparators. When this pin is left open, the power-good delay is set to an internal default value of 20 μ s typical.
ENA	16	I	Enable inputs for BuckA (active-high with an internal pullup current source). An input voltage higher than 1.5 V enables the controller, whereas an input voltage lower than 0.7 V disables the controller. When both ENA and ENB are low, the device is shut down and consumes less than 4 μ A of current.
ENB	17	I	Enable inputs for BuckB (active-high with an internal pullup current source). An input voltage higher than 1.5 V enables the controller, whereas an input voltage lower than 0.7 V disables the controller. When both ENA and ENB are low, the device is shut down and consumes less than 4 μ A of current.
EXTSUP	37	I	EXTSUP can be used to supply the VREG regulator from one of the TPS43350-Q1 or TPS43351-Q1 buck regulator rails to reduce power dissipation in cases where VIN is expected to be high. When EXTSUP is open or lower than 4.6 V, the regulator is powered from VIN.
FBA	12	I	Feedback voltage pin for BuckA. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor divider network between the buck output and the feedback pin sets the desired output voltage.
FBB	27	I	Feedback voltage pin for BuckB. The buck controller regulates the feedback voltage to the internal reference of 0.8 V. A suitable resistor divider network between the buck output and the feedback pin sets the desired output voltage.

PIN FUNCTIONS (continued)

NAME	NO.	I/O	DESCRIPTION
GA1	6	O	External high-side N-channel MOSFET for buck regulator BuckA can be driven from this output. The output provides high peak currents to drive capacitive loads. The gate drive is referred to a floating ground reference provided by PHA and has a voltage swing provided by CBA.
GA2	8	O	External low-side N-channel MOSFET for buck regulator BuckA can be driven from this output. The output provides high peak currents to drive capacitive loads. The voltage swing on this pin is provided by VREG.
GB1	33	O	External high-side N-channel MOSFET for buck regulator BuckB can be driven from this output. The output provides high peak currents to drive capacitive loads. The gate drive is referred to a floating ground reference provided by PHB and has a voltage swing provided by CBB.
GB2	31	O	External low-side N-channel MOSFETs for buck regulator BuckB can be driven from this output. The output provides high peak currents to drive capacitive loads. The voltage swing on this pin is provided by VREG.
GC2	4	O	A floating output drive to control the external P-channel MOSFET is available at this pin. This MOSFET can be used to bypass a reverse-protection diode, and thus reduce power losses.
NC	2, 3, 18, 36	–	
PGNDA	9	O	Power ground connection to the source of the low-side N-channel MOSFETs of BuckA.
PGNDB	30	O	Power ground connection to the source of the low-side N-channel MOSFETs of BuckB
PGA	15	O	Open-drain power-good indicator pin for BuckA. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls below 93% of the set value.
PGB	24	O	Open-drain power-good indicator pin for BuckB. An internal power-good comparator monitors the voltage at the feedback pin and pulls this output low when the output voltage falls below 93% of the set value.
PHA	7	O	Switching terminal of buck regulator BuckA, providing a floating ground reference for the high-side MOSFET gate-driver circuitry and used to sense current reversal in the inductor when discontinuous-mode operation is desired.
PHB	32	O	Switching terminal of buck regulator BuckB, providing a floating ground reference for the high-side MOSFET gate-driver circuitry and used to sense current reversal in the inductor when discontinuous-mode operation is desired.
RT	22	O	The operating switching frequency of the buck controllers is set by connecting a resistor to ground on this pin. A short circuit to ground on this pin defaults operation to 400 kHz for the buck controllers.
SA1	10	I	High-impedance differential-voltage inputs from the current-sense element (sense resistor or inductor DCR) for each buck controller. The current-sense element should be chosen to set the maximum current through the inductor based on the current-limit threshold (subject to tolerances) and considering the typical characteristics across duty cycle and VIN. (SA1 positive node, SA2 negative node)
SA2	11	I	
SB1	29	I	High-Impedance differential-voltage inputs from the current-sense element (sense resistor or inductor DCR) for each buck controller. The current-sense element should be chosen to set the maximum current through the inductor based on the current-limit threshold (subject to tolerances) and considering the typical characteristics across duty cycle and VIN. (SB1 positive node, SB2 negative node)
SB2	28	I	
SSA	14	O	Soft-start or tracking input for buck controller BuckA. The buck controller regulates the FBA voltage to the lower of 0.8 V or the SSA pin voltage. An internal pullup current source of 1 μ A is present at the pin, and an appropriate capacitor connected here can be used to set the soft-start ramp interval. A resistor divider connected to another supply can also be used to provide a tracking input to this pin.
SSB	25	O	Soft-start or tracking input for buck controller BuckB. The buck controller regulates the FBB voltage to the lower of 0.8 V or the SSB pin voltage. An internal pullup current source of 1 μ A is present at the pin, and an appropriate capacitor connected here can be used to set the soft-start ramp interval. A resistor divider connected to another supply can also be used to provide a tracking input to this pin.
SYNC	20	I	If an external clock is present on this pin, the device detects it, and the internal PLL locks on to the external clock. This overrides the internal oscillator frequency. The device can synchronize to frequencies from 150 kHz to 600 kHz. A high logic level on this pin ensures forced continuous-mode operation of the buck controllers and inhibits transition to low-power mode. An open or low allows discontinuous-mode operation and entry into low-power mode at light loads. On the TPS43351, a high level enables frequency-hopping spread spectrum, whereas an open or a low level disables it.
VBAT	1	I	Supply pin
VIN	38	I	Main input pin. This is the buck controller input pin. Additionally, it powers the internal control circuits of the device.
VREG	35	O	An external capacitor on this pin is required to provide a regulated supply for the gate drivers of the buck controllers. A capacitance in the order of 4.7 μ F is recommended. The regulator can be used such that it is either powered from VIN or EXTSUP. This pin has current-limit protection and should not be used to drive any other loads.




Figure 2. Functional Block Diagram

TYPICAL CHARACTERISTICS

EFFICIENCY ACROSS OUTPUT CURRENTS (BUCKS)
VIN = 12V, VOUT = 5V, SWITCHING FREQUENCY = 400kHz
INDUCTOR = 4.7μH, RSENSE = 10mΩ




Figure 3.

INDUCTOR CURRENTS (BUCK)
VIN = 12V, VOUT = 5V, SWITCHING FREQUENCY = 400kHz
INDUCTOR = 4.7μH, RSENSE = 10mΩ




Figure 4.

BUCK LOAD STEP: FORCED CONTINUOUS MODE
(0 TO 4 A AT 2.5 A/μs)

VIN = 12 V, VOUT = 5 V, SWITCHING FREQUENCY = 400 kHz
INDUCTOR = 4.7 μH, RSENSE = 10 mΩ




Figure 5.

SOFT-START OUTPUTS (BUCK)




Figure 6.

TYPICAL CHARACTERISTICS (continued)

BUCK LOAD STEP: LOW POWER MODE ENTRY
(4A TO 90mA AT 2.5A/μs)

VIN = 12V, VOUT = 5V, SWITCHING FREQUENCY = 400kHz
INDUCTOR = 4.7μH, RSENSE = 10mΩ




Figure 7.

BUCK LOAD STEP: LOW POWER MODE EXIT
(90 mA TO 4 A AT 2.5 A/μs)

VIN = 12 V, VOUT = 5 V, SWITCHING FREQUENCY = 400 kHz
INDUCTOR = 4.7 μH, RSENSE = 10 mΩ




Figure 8.

TYPICAL CHARACTERISTICS (continued)




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.

DETAILED DESCRIPTION

BUCK CONTROLLERS: NORMAL MODE PWM OPERATION

Frequency Selection and External Synchronization

The buck controllers operate using constant-frequency peak-current mode control for optimal transient behavior and ease of component choices. The switching frequency is programmable between 150 kHz and 600 kHz, depending upon the resistor value at the RT pin. A short circuit to ground at this pin sets the default switching frequency to 400 kHz. The frequency can also be set by a resistor at RT according to the formula:

$$f_{SW} = \frac{X}{RT} \quad (X=24k\Omega \times \text{MHz})$$

$$f_{SW} = 24 \times \frac{10^9}{RT}$$

Equation 1. Switching Frequency

For example,

600 kHz requires 40 kΩ

150 kHz requires 160 kΩ

It is also possible to synchronize to an external clock at the SYNC pin in the same frequency range of 150 kHz to 600 kHz. The device detects clock pulses at this pin, and an internal PLL locks on to the external clock within the specified range. The device can also detect a loss of clock at this pin, and when this is detected it sets the switching frequency to the internal oscillator. The two buck controllers operate at identical switching frequencies, 180 degrees out of phase.

Enable Inputs

The buck controllers are enabled using independent enable inputs from the ENA and ENB pins. These are high-voltage pins with a threshold of 1.5 V for high level and can be connected directly to the battery for self-bias. The low threshold is 0.7 V. Both these pins have internal pullup currents of 0.5 μA (typical). As a result, an open circuit on these pins enables the respective buck controllers. When both buck controllers are disabled, the device is shut down and consumes a current less than 4 μA.

Feedback Inputs

The output voltage is set by choosing the right resistor feedback divider network connected to the FBx (feedback) pins. This is to be chosen such that the regulated voltage at the FBx pin equals 0.8 V. The FBx pins have a 100-nA pullup current source as a protection feature in case the pins open up as a result of physical damage.

Soft-Start Inputs

In order to avoid large inrush currents, the buck controllers have independent programmable soft-start timers. The voltage at the SSx pins acts as the soft-start reference voltage. A 1-μA pullup current is available at the SSx pins, and by choosing a suitable capacitor, a ramp of the desired soft-start speed can be generated. After start-up, the pullup current ensures that this node is higher than the internal reference of 0.8 V, which then becomes the reference for the buck controllers. The soft-start ramp time is defined by:

$$C_{SS} = \frac{I_{SS} \times \Delta t}{\Delta V} \quad (\text{Farads})$$

Equation 2. SoftStart Ramp Time

where,

$I_{SS} = 1 \mu\text{A}$ (typical)

$\Delta V = 0.8 \text{ V}$

C_{SS} is the required capacitor for Δt , the desired soft-start time.

Alternatively, the soft-start pins can be used as tracking inputs. In this case, they should be connected to the supply to be tracked via a suitable resistor divider network.

Current-Mode Operation

Peak current-mode control regulates the peak current through the inductor such that the output voltage is maintained at its set value. The error between the feedback voltage at FBx and the internal reference produces a signal at the output of the error amplifier (COMPx) which serves as a target for the peak inductor current. The current through the inductor is sensed as a differential voltage at Sx1 – Sx2 and compared with this target during each cycle. A fall or rise in load current produces a rise or fall in voltage at FBx, causing COMPx to fall or rise respectively, thus increasing/decreasing the current through the inductor until the average current matches the load. In this way, the output voltage is maintained in regulation.

The top N-channel MOSFET is turned on at the beginning of each clock cycle and kept on until the inductor current reaches its peak value. Once this MOSFET is turned off, and after a small delay (shoot-through delay) the lower N-channel MOSFET is turned on until the start of the next clock cycle. In dropout operation, the high-side MOSFET stays on continuously. In every fourth clock cycle, the duty cycle is limited to 95% in order to charge the bootstrap capacitor at CBx. This allows a maximum duty cycle of 98.75% for the buck regulators. During dropout, the buck regulator switches at one-fourth of its normal frequency.

Current Sensing and Current Limit With Foldback

The maximum value of COMPx is clamped such that the maximum current through the inductor is limited to a specified value. When the output of the buck regulator (and hence the feedback value at FBx) falls to a low value due to a short-circuit or overcurrent condition, the clamped voltage at COMPx successively decreases, thus providing current foldback protection. This protects the high-side external MOSFET from excess current (forward-direction current limit).

Similarly, if due to a fault condition the output is shorted to a high voltage and the low-side MOSFET turns fully on, the COMPx node drops low. It is clamped on the lower end as well, in order to limit the maximum current in the low-side MOSFET (reverse-direction current limit).

The current through the inductor is sensed by an external resistor. The sense resistor should be chosen such that the maximum forward peak current in the inductor generates a voltage of 75 mV across the sense pins. This value is specified at low duty cycles only. At typical duty-cycle conditions around 40% (assuming 5-V output and 12-V input), 50 mV is a more reasonable value, considering tolerances and mismatches. The typical characteristics provide a guide for using the correct current-limit sense voltage.

The current-sense pins Sx1 and Sx2 are high-impedance pins with low leakage across the entire output range. This allows DCR current sensing using the dc resistance of the inductor for higher efficiency. DCR sensing is shown in Figure 15. Here the series resistance (DCR) of the inductor is used as the sense element. The filter components should be placed close to the device for noise immunity. It should be remembered that while the DCR sensing gives high efficiency, it is inaccurate due to the temperature sensitivity and a wide variation of the parasitic inductor series resistance. Hence, it may often be advantageous to use the more-accurate sense resistor for current sensing.




Figure 15. DCR Sensing Configuration

Slope Compensation

Optimal slope compensation, which is adaptive to changes in input voltage and duty cycle, allows stable operation at all conditions. For optimal performance of this circuit, the following condition must be satisfied in the choice of inductor and sense resistor:

$$\frac{L \times f_{\text{SW}}}{R_{\text{S}}} = 200$$

Equation 3 Inductor and Sense Resistor Choice

where

L is the buck regulator inductor in henries

R_S is the sense resistor in ohms

f_{sw} is the buck regulator switching frequency in hertz

Power Good Outputs and Filter Delays

Each buck controller has an independent power-good comparator monitoring the feedback voltage at the FBx pins and indicating whether the output voltage has fallen below a specified power-good threshold. This threshold has a typical value of 93% of the regulated output voltage. The power-good indicator is available as an open-drain output at the PGx pins. An internal 50-kΩ pullup resistor to Sx2 is available or an external resistor can be used. When a buck controller is shut down, the power-good indicator is pulled down internally. Connecting the pullup resistor to a rail other than the output of that particular buck channel causes a constant current flow through the resistor when the buck controller is powered down.

In order to avoid triggering the power-good indicators due to noise or fast transients on the output voltage, an internal delay circuit for de-glitching is used. Similarly, when the output voltage returns to its set value after a long negative transient, the power-good indicator is asserted high (the open-drain pin released) after the same delay. This can be used to delay the reset to the circuits being powered from the buck regulator rail. The delay of this circuit can be programmed by using a suitable capacitor at the DLYAB pin according to the equation:

$$\frac{t_{\text{DELAY}}}{C_{\text{DLYAB}}} = \frac{1 \text{ msec}}{1 \text{ nF}}$$

Equation 4 Power Good Indicator Delay

When the DLYAB pin is open, the delay is set to a default value of 20 μs, typical. The power-good delay timing is common to both the buck rails, but the power-good comparators and indicators function independently.

Light Load PFM Mode

An external clock or a high level on the SYNC pin results in forced continuous-mode operation of the bucks. When the SYNC pin is low or open, the buck controllers are allowed to operate in discontinuous mode at light loads by turning off the low-side MOSFET whenever a zero-crossing in the inductor current is detected.

In discontinuous mode, as the load decreases, the duration of the clock period when both the high-side and the low-side MOSFETs are turned off increases (deep discontinuous mode). In case the duration exceeds 60% of the clock period and V_{BAT} > 8 V, the buck controller switches to a low-power operation mode. The design ensures that this typically occurs at 1% of the set full-load current if the inductor and the sense resistor have been chosen appropriately as recommended in the [Slope Compensation](#) section.

In low-power PFM mode, the buck monitors the FBx voltage and compares it with the 0.8-V internal reference. Whenever the FBx value falls below the reference, the high-side MOSFET is turned on for a pulse duration inversely proportional to the difference V_{IN} – Sx2. At the end of this on-time, the high-side MOSFET is turned off and the current in the inductor decays until it becomes zero. The low-side MOSFET is not turned on. The next pulse occurs the next time FBx falls below the reference value. This results in a constant volt-second t_{on} hysteretic operation with a total device quiescent current consumption of 30 μA when a single buck channel is active and 35 μA when both channels are active.

As the load increases, the pulses become more and more frequent and move closer to each other until the current in the inductor becomes continuous. At this point, the buck controller returns to normal fixed-frequency current-mode control. Another criterion to exit the low-power mode is when V_{IN} falls low enough to require higher than 80% duty cycle of the high-side MOSFET.

The TPS43350-Q1 and TPS43351-Q1 can support the full current load during low-power mode until the transition to normal mode takes place. The design ensures that exit from the low-power mode occurs at 10% (typical) of full-load current if the inductor and sense resistor have been chosen as recommended. Moreover, there is always a hysteresis between the entry and exit thresholds to avoid oscillating between the two modes.

In the event that both buck controllers are active, low-power mode is only possible when both buck controllers have light loads that are low enough for low-power-mode entry.

Frequency-Hopping Spread Spectrum (TPS43351 Only)

The TPS43351-Q1 features a frequency-hopping pseudo-random spectrum spreading architecture. On this device, whenever the SYNC pin is high, the internal oscillator frequency is varied from one cycle to the next within a band of $\pm 5\%$ around the value programmed by the resistor at the RT pin. The implementation uses a linear feedback shift register that changes the frequency of the internal oscillator based on a digital code. The shift register is long enough to make the hops pseudo-random in nature and is designed in such a way that the frequency shifts only by one step at each cycle to avoid large jumps in the buck switching frequencies.

Table 1. Frequency Hopping Control

SYNC TERMINAL	FREQUENCY SPREAD SPECTRUM (FSS)	COMMENTS
External clock	Not active	Device in forced continuous mode, internal PLL locks into external clock between 150 kHz and 600 kHz.
Low or open	Not active	Device can enter discontinuous mode. Automatic LPM entry and exit, depending on load conditions
High	TPS43350: FSS not active	Device in forced continuous mode
	TPS43351: FSS active	

Table 2. Mode of Operation

ENABLE AND INHIBIT PINS			BUCK CONTROLLER STATUS	DEVICE STATUS	QUIESCENT CURRENT
ENA	ENB	SYNC			
Low	Low	X	Shutdown	Shutdown	$\approx 4 \mu\text{A}$
Low	High	Low	BuckB running	BuckB: LPM enabled	$\approx 30 \mu\text{A}$ (light loads)
		High		BuckB: LPM inhibited	mA range
High	Low	Low	BuckA running	BuckA: LPM enabled	$\approx 30 \mu\text{A}$ (light loads)
		High		BuckA: LPM inhibited	mA range
High	High	Low	Bucks A and B running	BuckA/B: LPM enabled	$\approx 35 \mu\text{A}$ (light loads)
		High		BuckA/B: LPM inhibited	mA range

Gate Driver Supply (VREG, EXTSUP)

The gate drivers of the buck controllers are supplied from an internal linear regulator whose output (5.8 V typical) is available at the VREG pin and should be decoupled using at least a 3.3- μF ceramic capacitor. This pin has an internal current-limit protection and should not be used to power any other circuits.

The VREG linear regulator is powered from VIN by default when the EXTSUP voltage is lower than 4.6 V (typ.). In case VIN expected to go to high levels, there can be excessive power dissipation in this regulator, especially at high switching frequencies and when using large external MOSFETs. In this case, it is advantageous to power this regulator from the EXTSUP pin, which can be connected to a supply lower than VIN but high enough to provide the gate drive. When EXTSUP is connected to a voltage greater than 4.6 V, the linear regulator automatically switches to EXTSUP as its input to provide this advantage. Efficiency improvements are possible when one of the switching regulator rails from the TPS4335x-Q! or any other voltage available in the system is used to power EXTSUP. The maximum voltage that should be applied to EXTSUP is 13 V.




Figure 16. Internal Gate Driver Supply

Using a large value for EXTSUP is advantageous as it provides a large gate drive and hence better on-resistance of the external MOSFETs. A 0.1- μ F ceramic capacitor is recommended for decoupling the EXTSUP pin when not being used.

During low-power mode, the EXTSUP functionality is not available. The internal regulator operates as a shunt regulator powered from VIN and has a typical value of 7.5 V. Current-limit protection for VREG is available in low-power mode as well.

External P-Channel Drive (GC2) and Reverse Battery Protection

The TPS43350x-Q1 includes a gate driver for an external P-channel MOSFET which can be connected across the reverse-battery diode. This is useful to reduce power losses and the voltage drop over a typical diode. The gate driver provides a swing of 6 V typical below the VIN voltage in order to drive a P-channel MOSFET.




Figure 17. Reverse-Battery Protection Option

Undervoltage Lockout and Overvoltage Protection

The TPS4335x-Q1 starts up at a VIN voltage of 6.5 V (minimum), required for the internal supply (VREG). Once it has started up, the device operates down to a VIN voltage of 3.6 V; below this voltage level, the undervoltage lockout disables the device. Note: if Vin drops, VREG drops as well; hence, the gate-drive voltage is reduced while the digital logic is fully functional. A voltage of 46 V at VIN triggers the overvoltage comparator, which shuts down the device. In order to prevent transient spikes from shutting down the device, under- and overvoltage protection have filter times of 5 μ s (typical).

When the voltages return to the normal operating region, the enabled switching regulators start including a new soft-start ramp for the buck regulators.

Thermal Protection

The TPS43350/1 protects itself from overheating using an internal thermal shutdown circuit. If the die temperature exceeds the thermal shutdown threshold of 165 degrees Celsius due to excessive power dissipation (for example, Due to fault conditions such as a short circuit at the gate drivers or VREG), the controllers are turned off and restarted when the temperature has fallen by 15 degrees.

APPLICATION INFORMATION

The following example illustrates the design process and component selection for the TPS43350-Q1. The design goal parameters are given in [Table 3](#).

Table 3. Application Example

PARAMETER	VBUCK A	VBUCK B
Input voltage	V _{IN} 6 V to 30 V 12 V - typ	V _{IN} 6 V to 30 V 12 V - typ
Output voltage, V _O	5 V	3.3 V
Max - output current, I _O	3 A	2 A
Load step output tolerance, ΔV _O	±0.2 V	±0.12 V
Current output load step, ΔI _O	0.1 A to 3 A	0.1 A to 2 A
Converter switching frequency, f _{SW}	400 kHz	400 kHz

This is a starting point, and theoretical representation of the values to be used for the application; further optimization of the components derived may be required to improve the performance of the device.

BuckA Component Selection

Minimum ON Time, t_{ON min}

$$t_{ON\min} = \frac{V_O}{V_{IN\max} \times f_{SW}} = \frac{5\text{ V}}{30\text{ V} \times 400\text{ kHz}} = 416\text{ ns}$$

This is higher than the minimum on-time specified (100 ns typical). Hence, the minimum duty cycle is achievable at this frequency.

Current Sense Resistor R_{SENSE}

Based on the typical characteristics for V_{SENSE} limit with V_{IN} versus duty cycle, the sense limit is approximately 65 mV (at $V_{IN} = 12\text{ V}$ and duty cycle of $5\text{ V} / 12\text{ V} = 0.416$). Allowing for tolerances and ripple currents, choose V_{SENSE} max of 50 mV.

$$R_{SENSE} = \frac{50\text{mV}}{3\text{A}} = 17\text{m}\Omega$$

Select 15 m Ω .

Inductor Selection L

As explained in the description of the buck controllers, for optimal slope compensation and loop response, the inductor should be chosen such that:

$$L = K_{FLR} * \frac{R_{SENSE}}{f_{SW}} = 200 * \frac{15\text{m}\Omega}{400\text{kHz}} = 7.5\mu\text{H}$$

K_{FLR} = Coil selection constant = 200

Choose a standard value of 8.2 μH . For the buck converter, the inductor saturation currents and core should be chosen to sustain the maximum currents.

Inductor Ripple Current I_{RIPPLE}

At nominal input voltage of 12V, this gives a ripple current of 30% of $I_{O\text{ max}} \approx 1\text{A}$.

Output Capacitor C_O

Select an output capacitance C_O of 100 μF with low ESR in the range of 10 m Ω . This gives $\Delta V_{O(\text{Ripple})} \approx 15\text{ mV}$ and ΔV drop of $\approx 180\text{ mV}$ during a load step, which does not trigger the power-good comparator and is within the required limits.

Bandwidth of Buck Converter f_C

Use the following guidelines to set frequency poles, zeroes and crossover values for a tradeoff between stability and transient response.

- Crossover frequency f_C between $f_{SW} / 6$ and $f_{SW} / 10$. Assume $f_C = 50\text{ kHz}$.
- Select the zero $f_z \approx f_C / 10$.
- Make the second pole $f_{P2} \approx f_{SW} / 2$.

Selection of Components for Type II Compensation




Figure 18. Buck Compensation Components

$$R3 = \frac{2\pi \times f_c \times V_O \times C_O}{Gm_{BUCK} \times K_{CFB} \times V_{REF}} = \frac{2\pi \times 50 \text{ kHz} \times 5 \text{ V} \times 100\mu\text{F}}{Gm_{BUCK} \times K_{CFB} \times V_{REF}} = 23.57 \text{ k}\Omega$$

Use the standard value of $R3 = 24 \text{ k}\Omega$,

Where $V_O = 5 \text{ V}$, $C_O = 100 \mu\text{F}$, $Gm_{BUCK} = 1 \text{ mS}$, $V_{REF} = 0.8 \text{ V}$

$K_{CFB} = 0.125 / R_{SENSE} = 8.33 \text{ S}$ (0.125 is an internal constant)

$$C1 = \frac{10}{2\pi \times R3 \times f_c} = \frac{10}{2\pi \times 24 \text{ k}\Omega \times 50 \text{ kHz}} = 1.33 \text{ nF}$$

Use the standard value of 1.5 nF .

$$C2 = \frac{C1}{2\pi * R3 * C1 \left(\frac{f_{SW}}{2}\right) - 1} = \frac{1.5 \text{ nF}}{2\pi * 24 \text{ k}\Omega * 1.5 \text{ nF} \left(\frac{400 \text{ kHz}}{2}\right) - 1} = 33 \text{ pF}$$

The resulting bandwidth of Buck Converter f_c

$$f_c = \frac{Gm_{BUCK} \times R3 \times K_{CFB} \times V_{REF}}{2\pi \times C_O} \times \frac{V_{REF}}{V_O}$$

$$f_c = \frac{1 \text{ mS} \times 24 \text{ k}\Omega \times 8.33 \text{ S} \times 0.8 \text{ V}}{2\pi \times 100 \mu\text{F} \times 5 \text{ V}} = 50.9 \text{ kHz}$$

This is close to the target bandwidth of 50 kHz .

The resulting zero frequency f_{z1}

$$f_{z1} = \frac{1}{2\pi * R3 * C1} = \frac{1}{2\pi * 24 \text{ k}\Omega * 1.5 \text{ nF}} = 4.42 \text{ kHz}$$

This is close to the $f_c / 10$ guideline of 5 kHz .

The second pole frequency f_{p2}

$$f_{p2} = \frac{1}{2\pi * R3 * C2} = \frac{1}{2\pi * 24 \text{ k}\Omega * 33 \text{ pF}} = 201 \text{ kHz}$$

This is close to the $f_{SW} / 2$ guideline of 200 kHz . Hence, all requirements for a good loop response are satisfied.

Resistor Divider Selection for setting V_O Voltage

$$\beta = \frac{V_{REF}}{V_O} = \frac{0.8 \text{ V}}{5 \text{ V}} = 0.16$$

Choose the divider current through R1 and R2 to be 50 μA . Then

$$R1 + R2 = \frac{5 \text{ V}}{50 \mu\text{A}} = 100 \text{ k}\Omega$$

and

$$\frac{R2}{R1 + R2} = 0.16$$

Therefore, $R2 = 16 \text{ k}\Omega$ and $R1 = 84 \text{ k}\Omega$.

BuckB Component Selection

Using the same method as VBUCKA, the following parameters and components are realized

$$t_{ON \min} = \frac{V_O}{V_{IN \max} \times f_{SW}} = \frac{5 \text{ V}}{30 \text{ V} \times 400 \text{ kHz}} = 416 \text{ ns}$$

This is higher than the minimum duty cycle specified (100 ns typical).

$$R_{SENSE} = \frac{60 \text{ mV}}{2 \text{ A}} = 30 \text{ m}\Omega$$

$$L = 200 * \frac{30 \text{ m}\Omega}{400 \text{ kHz}} = 15 \mu\text{H}$$

ΔI_{ripple} current $\approx 0.4 \text{ A}$ (approx. 20% of $I_{O \max}$)

Select an output capacitance C_O of 100 μF with low ESR in the range of 10 m Ω . This gives ΔV_O (Ripple) $\approx 7.5 \text{ mV}$ and a ΔV drop $\approx 120 \text{ mV}$ during a load step.

Assume $f_C = 50 \text{ kHz}$.

$$R3 = \frac{2\pi \times f_C \times V_O \times C_O}{Gm_{BUCK} \times K_{CFB} \times V_{REF}}$$

$$= \frac{2\pi \times 50 \text{ kHz} \times 3.3 \text{ V} \times 100 \mu\text{F}}{1 \text{ mS} \times 4.16 \text{ S} \times 0.8 \text{ V}} = 31 \text{ k}\Omega$$

Use the standard value of $R3 = 30 \text{ k}\Omega$.

$$C1 = \frac{10}{2\pi \times R3 \times f_c} = \frac{10}{2\pi \times 30 \text{ k}\Omega \times 50 \text{ kHz}} = 1.1 \text{ nF}$$

$$C2 = \frac{C1}{2\pi \times R3 \times C1 \times \left(\frac{f_{sw}}{2}\right) - 1}$$

$$= \frac{1.1 \text{ nF}}{2\pi \times 30 \text{ k}\Omega \times 1.1 \text{ nF} \times \left(\frac{400 \text{ kHz}}{2}\right) - 1} = 27 \text{ pF}$$

$$f_c = \frac{Gm_{BUCK} \times R3 \times K_{CFB}}{2\pi \times C_o} \times \frac{V_{REF}}{V_o}$$

$$= \frac{1 \text{ mS} \times 30 \text{ k}\Omega \times 4.16 \text{ S} \times 0.8 \text{ V}}{2\pi \times 100 \text{ }\mu\text{F} \times 3.3 \text{ V}} = 48 \text{ kHz}$$

This is close to the target bandwidth of 50 kHz.

The resulting zero frequency f_{z1}

$$f_{z1} = \frac{1}{2\pi \times R3 \times C1} = \frac{1}{2\pi \times 30 \text{ k}\Omega \times 1.1 \text{ nF}} = 4.8 \text{ kHz}$$

This is close to the f_c guideline of 5 kHz.

The second pole frequency f_{p2}

$$f_{p2} = \frac{1}{2\pi \times R3 \times C2} = \frac{1}{2\pi \times 30 \text{ k}\Omega \times 27 \text{ pF}} = 196 \text{ kHz}$$

This is close to the $f_{sw} / 2$ guideline of 200 kHz.

Hence, all requirements for a good loop response are satisfied.

Resistor Divider Selection for Setting V_o Voltage

$$\beta = \frac{V_{REF}}{V_o} = \frac{0.8 \text{ V}}{3.3 \text{ V}} = 0.242$$

Choose the divider current through R1 and R2 to be 50 μA . Then

$$R1 + R2 = \frac{3.3 \text{ V}}{50 \text{ }\mu\text{A}} = 100 \text{ k}\Omega$$

and

$$\frac{R2}{R1 + R2} = 0.242$$

Therefore, $R2 = 16 \text{ k}\Omega$ and $R1 = 50 \text{ k}\Omega$.

BuckX High-Side and Low-Side N-Channel MOSFETs

The gate-drive supply for these MOSFETs is supplied by an internal supply which is 5.8 V typical under normal operating conditions. The output is a totem pole allowing full voltage drive of V_{REG} to the gate with peak output current of 1.2 A. The high-side MOSFET is referenced to a floating node at the phase terminal (PHx) and the low-side MOSFET is referenced to the power ground (PGx) terminal. For a particular application, these MOSFETs should be selected with consideration for the following parameters: $r_{DS(on)}$, gate charge Q_g , drain-to-source breakdown voltage $BVDSS$, maximum dc current $IDC(max)$, and thermal resistance for the package.

The times t_r and t_f denote the rising and falling times of the switching node and are related to the gate-driver strength of the TPS43350x-Q1 and gate Miller capacitance of the MOSFET. The first term denotes the conduction losses, which are minimized when the on-resistance of the MOSFET is low. The second term denotes the transition losses, which arise due to the full application of the input voltage across the drain-source of the MOSFET as it turns on or off. They are lower at low currents and when the switching time is low.

$$P_{BuckTOPFET} = (I_O)^2 \times r_{DS(on)}(1 + TC) \times D + \left(\frac{V_I \times I_O}{2} \right) \times (t_r + t_f) \times f_{SW}$$

$$P_{buckLOWERFET} = (I_O)^2 \times r_{DS(on)}(1 + TC) \times (1 - D) + V_F \times I_O \times (2 \times t_d) \times f_{SW}$$

In addition, during dead time t_d when both the MOSFETs are off, the body diode of the low-side MOSFET conducts, increasing the losses. This is denoted by the second term in the foregoing equation. Using external Schottky diodes in parallel to the low-side MOSFETs of the buck converters helps to reduce this loss.

Note: The $r_{DS(on)}$ has a positive temperature coefficient which is accounted for in the TC term for $r_{DS(on)}$. $TC = d \times \Delta T [^{\circ}C]$. The temperature coefficient d is available as a normalized value from MOSFET data sheets and can be assumed to be 0.005 / $^{\circ}C$ as a starting value.

Schematic

The following section summarizes the previously calculated example and gives schematic and component proposals. Table 3.

Table 4. Application Example

PARAMETER	VbuckA	VbuckB
Input voltage	VIN 6 V to 30 V 12 V, typ.	VIN 6 V to 30 V 12 V, typ.
Output voltage, V _O	5 V	3.3 V
Max - output current, I _O	3 A	2 A
Load step output tolerance, ΔV _O	±0.2 V	±0.12 V
Current output load step, ΔI _O	0.1 A to 3 A	0.1 A to 2 A
Converter switching frequency, f _{SW}	400 kHz	400 kHz




Figure 19. Simplified Application Schematic Example

Table 5. Application Example – Component Proposals

NAME	COMPONENT PROPOSAL	VALUE
L1	MSS1278T-822ML (Coilcraft)	8.2 μH
L2	MSS1278T-153ML (Coilcraft)	15 μH
D1	SK103 (Micro Commercial Components)	
SWRB	IRF7416 (International Rectifier)	
SWAH, SWAL, SWBH, SWBL	Si4840DY-T1-E3 (Vishay)	
COUTA, COUTB	ECASD91A107M010K00 (Murata)	100 μF
CIN	EEEFK1V331P (Panasonic)	330 μF

Power Dissipation Derating Profile, 38-Pin HTTSOP PowerPAD Package




Figure 20. Power Dissipation Derating Profile Based on High-K JEDEC PCB

PCB Layout Guidelines

Grounding and PCB Circuit Layout Considerations


Buck Converter

1. Connect the drain of SWAH and SWBH MOSFETs together with the positive terminal of the input capacitor COUTA. The trace length between these terminals should be short.
2. Connect a local decoupling capacitor between the drain of SWxH and source of SWxL.
3. The Kelvin current sensing for the shunt resistor should have minimum trace spacing and routed parallel to each other. Any filtering capacitors for noise should be placed near the IC pins.
4. The resistor divider for sensing output voltage is connected between the positive terminal of the respective output capacitor and COUTA or COUTB and the IC signal ground. These components and the traces should not be routed near any switching nodes or high-current traces.

Other Considerations

1. PGNDx and AGND should be shorted to the thermal pad. Use a star ground configuration if connecting to a nonground plane system. Use tie-ins for the EXTSUP capacitor, compensation-network ground, and voltage-sense feedback-ground networks to this star ground.
2. Connect a compensation network between the compensation pins and IC signal ground. Connect the oscillator resistor (frequency setting) between the RT pin and IC signal ground. These sensitive circuits should NOT be located near the dv/dt nodes; these include the gate-drive outputs and phase pins.
3. Reduce the surface area of the high-current-carrying loops to a minimum by ensuring optimal component placement. Ensure the bypass capacitors are located as close as possible to their respective power and ground pins.

PCB Layout



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPS43350QDAPRQ1	ACTIVE	HTSSOP	DAP	38	1	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
TPS43351QDAPRQ1	ACTIVE	HTSSOP	DAP	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- ⚠ Falls within JEDEC MO-153 Variation DDT-1.

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA

DAP (R-PDSO-G38)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



4206319-9/K 04/12

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Mobile Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated