- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, and Ceramic Chip Carriers (FK)

#### description


The SN54LVC04A hex inverter contains six independent inverters designed for 2.7-V to 3.6-V  $V_{CC}$  operation and the SN74LVC04A hex inverter contains six independent inverters designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The 'LVC04A devices perform the Boolean function  $Y = \overline{A}$ .


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC04A is characterized for operation over the full millitary temperature range from -55°C to 125°C. The SN74LVC04A is characterized for operation from -40°C to 85°C.

#### SN54LVC04A . . . J OR W PACKAGE SN74LVC04A . . . D, DB, OR PW PACKAGE (TOP VIEW)



### SN54LVC04A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

## FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
Н	L
L	Н




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.



#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, PW, and W packages.

#### logic diagram, each inverter (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 6.5 V
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, IOK (VO < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V <sub>CC</sub> or GND	$\pm 100 \text{ mA}$
Package thermal impedance, θ <sub>JA</sub> (see Note 3): Ε	package 127°C/W
	B package158°C/W
F	W package 170°C/W
Storage temperature range, T <sub>sta</sub>	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



### recommended operating conditions (see Note 4)

			SN54LVC04A		SN74L	VC04A	LINIT
			MIN	MAX	MIN	MAX	UNIT
\/	Cumply voltage	Operating	2	3.6	1.65	3.6	V
Vcc	Supply voltage	Data retention only	1.5		1.5		V
		V <sub>CC</sub> = 1.65 V to 1.95 V			0.65 × V <sub>CC</sub>		
٧ <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V			1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		
	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$				0.35 × V <sub>CC</sub>	
٧ <sub>IL</sub>		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$				0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		0.8	
٧ <sub>I</sub>	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	Vcc	0	Vcc	V
	High-level output current	V <sub>CC</sub> = 1.65 V				-4	
		V <sub>CC</sub> = 2.3 V				-8	
ЮН		V <sub>CC</sub> = 2.7 V		-12		-12	mA
		V <sub>CC</sub> = 3 V		-24		-24	
		V <sub>CC</sub> = 1.65 V				4	
la.	Low-level output current	V <sub>CC</sub> = 2.3 V				8	A
lol		V <sub>CC</sub> = 2.7 V		12		12	mA
		V <sub>CC</sub> = 3 V		24		24	
T <sub>A</sub>	Operating free-air temperature	•	-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST COMPLTIONS		SN	54LVC0	4A	SN	74LVC0	4A	LINUT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
	100	1.65 V to 3.6 V				V <sub>CC</sub> -0.	.2			
	ΙΟΗ = -100 μΑ	2.7 V to 3.6 V	V <sub>CC</sub> -0	.2						
	I <sub>OH</sub> = -4 mA	1.65 V				1.2				
Voн	I <sub>OH</sub> = -8 mA	2.3 V				1.7			V	
	10 m A	2.7 V	2.2			2.2				
	I <sub>OH</sub> = -12 mA	3 V	2.4			2.4				
	I <sub>OH</sub> = -24 mA	3 V	2.2			2.2				
	100	1.65 V to 3.6 V						0.2		
	I <sub>OL</sub> = 100 μA	2.7 V to 3.6 V			0.2					
Voi	I <sub>OL</sub> = 4 mA	1.65 V						0.45	V	
VOL	I <sub>OL</sub> = 8 mA	2.3 V						0.7	]	
	I <sub>OL</sub> = 12 mA	2.7 V			0.4			0.4		
	I <sub>OL</sub> = 24 mA	3 V			0.55			0.55		
lį	V <sub>I</sub> = 5.5 V or GND	3.6 V			±5			±5	μΑ	
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			10			10	μΑ	
ΔICC	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500			500	μΑ	
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V		5			5		pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC =	V <sub>CC</sub> = 2.7 V		$V_{CC} = 2.7 \text{ V}$ $V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX			
t <sub>pd</sub>	А	Υ		5.5	0.5	4.5	ns		

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				S	N74L	VC04A				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			TYP	MIN M	ЛΑХ	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	Υ	13.5	1	7.5		5.5	1	4.5	ns
t <sub>sk(o)</sub> ‡									1	ns

<sup>‡</sup> Skew between any two outputs of the same package switching in the same direction

### operating characteristics, T<sub>A</sub> = 25°C

		PARAMETER	TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
		PARAMETER	CONDITIONS	TYP	TYP	TYP	ONIT
l	C <sub>pd</sub>	Power dissipation capacitance per inverter	f = 10 MHz	6	7	8	pF




**VCC** 


0 V

V<sub>CC</sub>/2


## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 1.8 V $\pm$ 0.15 V


Input






V<sub>CC</sub>/2





**PROPAGATION DELAY TIMES** 




NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  0 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_1 \leq 2$  ns.  $t_1 \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated