1 Amp/1.5 Amp/2 Amp Synchronous,
Step-Down DC-to-DC Converters
Data Sheet
ADP2105/ADP2106/ADP2107
Rev. D
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2006–2012 Analog Devices, Inc. All rights reserved.
FEATURES
Extremely high 97% efficiency
Ultralow quiescent current: 20 μA
1.2 MHz switching frequency
0.1 μA shutdown supply current
Maximum load current
ADP2105: 1 A
ADP2106: 1.5 A
ADP2107: 2 A
Input voltage: 2.7 V to 5.5 V
Output voltage: 0.8 V to VIN
Maximum duty cycle: 100%
Smoothly transitions into low dropout (LDO) mode
Internal synchronous rectifier
Small 16-lead 4 mm × 4 mm LFCSP_VQ package
Optimized for small ceramic output capacitors
Enable/shutdown logic input
Undervoltage lockout
Soft start
Supported by ADIsimPower™ design tool
APPLICATIONS
Mobile handsets
PDAs and palmtop computers
Telecommunication/networking equipment
Set top boxes
Audio/video consumer electronics
GENERAL DESCRIPTION
The ADP2105/ADP2106/ADP2107 are low quiescent current,
synchronous, step-down dc-to-dc converters in a compact 4 mm ×
4 mm LFCSP_VQ package. At medium to high load currents,
these devices use a current mode, constant frequency pulse-
width modulation (PWM) control scheme for excellent stability
and transient response. To ensure the longest battery life in portable
applications, the ADP2105/ADP2106/ADP2107 use a pulse
frequency modulation (PFM) control scheme under light load
conditions that reduces switching frequency to save power.
The ADP2105/ADP2106/ADP2107 run from input voltages of
2.7 V to 5.5 V, allowing single Li+/Li− polymer cell, multiple
alkaline/NiMH cells, PCMCIA, and other standard power sources.
The output voltage of ADP2105/ADP2106/ADP2107 is adjustable
from 0.8 V to the input voltage (indicated by ADJ), whereas the
ADP2105/ADP2106/ADP2107 are available in preset output
voltage options of 3.3 V, 1.8 V, 1.5 V, and 1.2 V (indicated by x.x V).
Each of these variations is available in three maximum current
levels: 1 A (ADP2105), 1.5 A (ADP2106), and 2 A (ADP2107). The
power switch and synchronous rectifier are integrated for minimal
external part count and high efficiency. During logic controlled
shutdown, the input is disconnected from the output, and it
draws less than 0.1 µA from the input source. Other key features
include undervoltage lockout to prevent deep battery discharge
and programmable soft start to limit inrush current at startup.
TYPICAL OPERATING CIRCUIT
ADP2107-ADJ
OFF EN
SS
LX2
FB PWIN1
AGND
OUTPUT VOLTAGE = 2.5V
COMP
ON
PGND
IN
GND
GND
GND
NC
GND
LX1
PWIN2 VIN
VIN INPUT VOLTAGE = 2.7V TO 5.5V
10μF
FB
1nF
70kΩ
120pF
1
2
3
4
12
11
10
9
16 15 14 13
5 6 7 8
2μH
4.7μF
LOAD
0A TO 2A
10μF
10μF
10Ω
0.1μF
NC = NO CONNECT
06079-002
85kΩ
40kΩ
FB
Figure 1. Circuit Configuration of ADP2107 with VOUT = 2.5 V
100
7502000
06079-001
LOAD CURRENT ( mA)
EF FICIENCY ( %)
95
90
85
80
200 400 600 800 1000 1200 1400 1600 1800
V
IN
= 3.3V V
IN
= 3.6V
V
IN
= 5V
V
OUT
= 2.5V
Figure 2. Efficiency vs. Load Current for the ADP2107 with VOUT = 2.5 V
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 2 of 36
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Typical Operating Circuit ................................................................ 1
Revision History ............................................................................... 2
Functional Block Diagram .............................................................. 3
Specifications ..................................................................................... 4
Absolute Maximum Ratings ............................................................ 6
Thermal Resistance ...................................................................... 6
Boundary Condition .................................................................... 6
ESD Caution .................................................................................. 6
Pin Configuration and Function Descriptions ............................. 7
Typical Performance Characteristics ............................................. 8
Theory of Operation ...................................................................... 14
Control Scheme .......................................................................... 14
PWM Mode Operation .............................................................. 14
PFM Mode Operation ................................................................ 14
Pulse-Skipping Threshold ......................................................... 14
100% Duty Cycle Operation (LDO Mode) ............................. 14
Slope Compensation .................................................................. 15
Design Features ........................................................................... 15
Applications Information .............................................................. 16
External Component Selection ................................................ 16
Setting the Output Voltage ........................................................ 16
Inductor Selection ...................................................................... 17
Output Capacitor Selection....................................................... 18
Input Capacitor Selection .......................................................... 19
Input Filter ................................................................................... 19
Soft Start Period .......................................................................... 19
Loop Compensation .................................................................. 19
Bode Plots .................................................................................... 20
Load Transient Response .......................................................... 21
Efficiency Considerations ......................................................... 22
Thermal Considerations ............................................................ 22
Design Example .............................................................................. 24
External Component Recommendations .................................... 25
Circuit Board Layout Recommendations ................................... 27
Evaluation Board ............................................................................ 28
Evaluation Board Schematic for ADP2107 (1.8 V) ............... 28
Recommended PCB Board Layout (Evaluation Board
Layout) ......................................................................................... 28
Application Circuits ....................................................................... 30
Outline Dimensions ....................................................................... 33
Ordering Guide .......................................................................... 33
REVISION HISTORY
8/12—Rev. C to Rev. D
Change to Features Section ............................................................. 1
Added Exposed Pad Notation to Pin Configuration and
Function Description Section ......................................................... 7
Added ADIsimPower Design Tool Section ................................. 16
Updated Outline Dimensions ....................................................... 33
9/08—Rev. B to Rev. C
Changes to Table Summary Statement .......................................... 4
Changes to LX Minimum On-Time Parameter, Table 1 ............. 5
7/08—Rev. A to Rev. B
Changes to General Description Section ...................................... 1
Changes to Figure 3 .......................................................................... 3
Changes to Table 1 ............................................................................ 4
Changes to Table 2 ............................................................................ 6
Changes to Figure 4 .......................................................................... 7
Changes to Table 4 ............................................................................ 7
Changes to Figure 26 ...................................................................... 11
Changes to Figure 31 Through Figure 34 .................................... 12
Changes to Figure 35 ...................................................................... 13
Changes to PMW Mode Operation Section and Pulse Skipping
Threshold Section ........................................................................... 14
Changes to Slope Compensation Section .................................... 15
Changes to Setting the Output Voltage Section ........................ 16
Changes to Figure 37 ...................................................................... 16
Changes to Inductor Selection Section........................................ 17
Changes to Input Capacitor Selection Section ........................... 18
Changes to Figure 47 through Figure 52 ..................................... 21
Changes to Transition Losses Section and Thermal
Considerations Section .................................................................. 22
Changes to Table 11 ....................................................................... 25
Changes to Circuit Board Layout Recommendations Section..27
Changes to Table 12 ....................................................................... 26
Changes to Figure 53 ...................................................................... 28
Changes to Figure 56 Through Figure 57.................................... 30
Changes to Figure 58 Through Figure 59.................................... 31
Changes to Outline Dimensions .................................................. 33
3/07—Rev. 0 to Rev. A
Updated Format .................................................................. Universal
Changes to Output Characteristics and
LX (Switch Node) Characteristics Sections ................................... 3
Changes to Typical Performance Characteristics Section ........... 7
Changes to Load Transient Response Section ............................ 21
7/06—Revision 0: Initial Version
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 3 of 36
FUNCTIONAL BLOCK DIAGRAM
14
13
9
IN
PWIN1
PWIN2
12
10
LX2
11
PGND
LX1
2
GND
7
AGND
16
FB
16
FB
6
SS
5
COMP
3
GND
4
GND
8
NC
15
GND
1
EN
SOFT
START REFERENCE
0.8V
GM E RROR
AMP
FOR PRESET
VOLTAGE
OPTIONS ONLY
PWM/
PFM
CONTROL
CURRENT
LIMIT
ZE RO CROS S
COMPARATOR
THERMAL
SHUTDOWN
CURRENT S E NS E
AMPLIFIER
DRIVER
AND
ANTI-
SHOOT
THROUGH
SLOPE
COMPENSATION
OSCILLATOR
06079-037
Figure 3.
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 4 of 36
SPECIFICATIONS
VIN = 3.6 V @ TA = 25°C, unless otherwise noted.1
Table 1.
Parameter Min Typ Max Unit Conditions
INPUT CHARACTERISTICS
Input Voltage Range 2.7 5.5 V −40°C ≤ T
J
≤ +125°C
Undervoltage Lockout Threshold 2.4 V V
IN
rising
2.2 2.6 V V
IN
rising, −40°C ≤ T
J
≤ +125°C
2.2 V V
IN
falling
2.0 2.5 V V
IN
falling, −40°C ≤ T
J
≤ +125°C
200
mV
VIN falling
OUTPUT CHARACTERISTICS
3.267
3.3
3.333
V
3.3 V, load = 10 mA
3.3 V 3.3 V, V
IN
= 3.6 V to 5.5 V, no load to full load
3.201 3.399 V 3.3 V, VIN = 3.6 V to 5.5 V, no load to full load,
−40°C ≤ T
J
≤ +125°C
1.782 1.8 1.818 V 1.8 V, load = 10 mA
1.8 V 1.8 V, V
IN
= 2.7 V to 5.5 V, no load to full load
1.746 1.854 V 1.8 V, VIN = 2.7 V to 5.5 V, no load to full load,
−40°C ≤ T
J
≤ +125°C
1.485 1.5 1.515 V 1.5, load = 10 mA
1.5 V ADP210x-1.5 V, V
IN
= 2.7 V to 5.5 V, no load to full load
1.455 1.545 V ADP210x-1.5 V, VIN = 2.7 V to 5.5 V, no load to full load,
−40°C ≤ T
J
≤ +125°C
1.188
1.2
1.212
V
1.2 V, load = 10 mA
1.2 V 1.2 V, V
IN
= 2.7 V to 5.5 V, no load to full load
1.164 1.236 V 1.2 V, VIN = 2.7 V to 5.5 V, no load to full load,
−40°C ≤ T
J
≤ +125°C
Load Regulation 0.4 %/A ADP2105
0.5 %/A ADP2106
0.6 %/A ADP2107
Line Regulation
0.1 0.33 %/V ADP2105, measured in servo loop
0.1 0.3 %/V ADP2106 and ADP2107, measured in servo loop
Output Voltage Range 0.8 V
IN
V ADJ
FEEDBACK CHARACTERISTICS
FB Regulation Voltage 0.8 V ADJ
0.784 0.816 V ADJ, −40°C ≤ T
J
≤ +125°C
FB Bias Current
−0.1
+0.1
µA
ADJ, −40°C ≤ TJ ≤ +125°C
3 µA 1.2 V output voltage
6 µA 1.2 V output voltage, −40°C ≤ T
J
≤ +125°C
4 µA 1.5 V output voltage
8 µA 1.5 V output voltage, −40°C ≤ T
J
≤ +125°C
5 µA 1.8 V output voltage
10 µA 1.8 V output voltage, −40°C ≤ T
J
≤ +125°C
10 µA 3.3 V output voltage
20 µA 3.3 V output voltage, −40°C ≤ T
J
≤ +125°C
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 5 of 36
Parameter Min Typ Max Unit Conditions
INPUT CURRENT CHARACTERISTICS
IN Operating Current 20 µA ADP210x(ADJ), V
FB
= 0.9 V
30 µA ADP210x(ADJ), V
FB
= 0.9 V, −40°C ≤ T
J
≤ +125°C
20 µA ADP210x(x.x V) output voltage 10% above regulation
voltage
30 µA ADP210x(x.x V) output voltage 10% above regulation
voltage, −40°C ≤ T
J
≤ +125°C
IN Shutdown Current4 0.1 1 µA V
EN
= 0 V
LX (SWITCH) NODE CHARACTERISTICS
LX On Resistance
190 mΩ P-channel switch, ADP2105
270 mΩ P-channel switch, ADP2105, −40°C ≤ T
J
≤ +125°C
100 mΩ P-channel switch, ADP2106 and ADP2107
165 mΩ P-channel switch, ADP2106 and ADP2107,
−40°C ≤ T
J
≤ +125°C
160 mΩ N-channel synchronous rectifier, ADP2105
230 mΩ N-channel synchronous rectifier, ADP2105,
−40°C ≤ T
J
≤ +125°C
90 mΩ N-channel synchronous rectifier, ADP2106 and ADP2107
140 mΩ N-channel synchronous rectifier, ADP2106 and ADP2107,
−40°C ≤ T
J
≤ +125°C
LX Leakage Current
0.1 1 µA V
IN
= 5.5 V, V
LX
= 0 V, 5.5 V
LX Peak Current Limit5 2.9 A P-channel switch, ADP2107
2.6 3.3 A P-channel switch, ADP2107, −40°C ≤ T
J
≤ +125°C
2.25 A P-channel switch, ADP2106
2.0 2.6 A P-channel switch, ADP2106, −40°C ≤ T
J
≤ +125°C
1.5 A P-channel switch, ADP2105
1.3 1.8 A P-channel switch, ADP2105, −40°C ≤ T
J
≤ +125°C
LX Minimum On-Time 110 ns In PWM mode of operation, −40°C ≤ T
J
≤ +125°C
ENABLE CHARACTERISTICS
EN Input High Voltage 2 V V
IN
= 2.7 V to 5.5 V, −40°C ≤ T
J
≤ +125°C
EN Input Low Voltage 0.4 V V
IN
= 2.7 V to 5.5 V, −40°C ≤ T
J
≤ +125°C
EN Input Leakage Current −0.1 µA V
IN
= 5.5 V, V
EN
= 0 V, 5.5 V
−1
+1
µA
VIN = 5.5 V, VEN = 0 V, 5.5 V, −40°C ≤ TJ ≤ +125°C
OSCILLATOR FREQUENCY 1.2 MHz V
IN
= 2.7 V to 5.5 V
1 1.4 MHz V
IN
= 2.7 V to 5.5 V, −40°C ≤ T
J
≤ +125°C
SOFT START PERIOD 750 1000 1200 µs C
SS
= 1 nF
THERMAL CHARACTERISTICS
Thermal Shutdown Threshold 140 °C
Thermal Shutdown Hysteresis 40 °C
COMPENSATOR
TRANSCONDUCTANCE (g
)
50 µA/V
CURRENT SENSE AMPLIFIER GAIN (GCS)
1.875 A/V ADP2105
2.8125 A/V ADP2106
3.625 A/V ADP2107
1 All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). Typical values are at TA = 25°C.
2 Guaranteed by design.
3 The ADP2105/ADP2106/ADP2107 line regulation was measured in a servo loop on the automated test equipment that adjusts the feedback voltage to achieve a
specific COMP voltage.
4 All LX (switch) node characteristics are guaranteed only when the LX1 pin and LX2 pin are tied together.
5 These specifications are guaranteed from −40°C to +85°C.
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 6 of 36
ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter Rating
IN, EN, SS, COMP, FB to AGND −0.3 V to +6 V
LX1, LX2 to PGND
−0.3 V to (VIN + 0.3 V)
PWIN1, PWIN2 to PGND −0.3 V to +6 V
PGND to AGND −0.3 V to +0.3 V
GND to AGND −0.3 V to +0.3 V
PWIN1, PWIN2 to IN −0.3 V to +0.3 V
Operating Junction Temperature Range −40°C to +125°C
Storage Temperature Range −65°C to +150°C
Soldering Conditions JEDEC J-STD-020
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, a device
soldered in a circuit board for surface-mount packages.
Table 3. Thermal Resistance
Package Type θ
JA
Unit
16-Lead LFCSP_VQ/QFN 40 °C/W
Maximum Power Dissipation
1
W
BOUNDARY CONDITION
Natural convection, 4-layer board, exposed pad soldered to the PCB.
ESD CAUTION
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 7 of 36
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
06079-003
PIN 1
INDICATOR
11 PG ND
12 LX 2
10 LX 1
9 PW IN2
COMP 5
SS 6
AGND 7
NC 8
ADP2105/
ADP2106/
ADP2107
TOP VI EW
(No t t o Scal e)
15 GND
16 FB
14 IN
13 PW IN1
EN 1
GND 2
GND 3
GND 4
NOTES
1. NC = NO CONNECT. DO NO T CO NNE CT TO T HIS P IN.
2. THE E X P OSED P AD S HOUL D BE S OL DE RE D TO AN
EXTERNAL GRO UND P LANE UNDE RNE ATH T HE IC FOR
THERMAL DISSIPATION.
Figure 4. Pin Configuration
Table 4. Pin Function Descriptions
Pin No. Mnemonic Description
1 EN Enable Input. Drive EN high to turn on the device. Drive EN low to turn off the device and reduce the input
current to 0.1 µA.
2, 3, 4, 15 GND Test Pins. These pins are used for internal testing and are not ground return pins. These pins are to be tied to the
AGND plane as close as possible to the ADP2105/ADP2106/ADP2107.
5 COMP Feedback Loop Compensation Node. COMP is the output of the internal transconductance error amplifier. Place
a series RC network from COMP to AGND to compensate the converter. See the Loop Compensation section.
6 SS Soft Start Input. Place a capacitor from SS to AGND to set the soft start period. A 1 nF capacitor sets a 1 ms soft
start period.
7 AGND Analog Ground. Connect the ground of the compensation components, the soft start capacitor, and the voltage
divider on the FB pin to the AGND pin as close as possible to the ADP2105/ ADP2106/ADP2107. The AGND is
also to be connected to the exposed pad of ADP2105/ADP2106/ADP2107.
8 NC No Connect. This is not internally connected and can be connected to other pins or left unconnected.
9, 13 PWIN2,
PWIN1
Power Source Inputs. The source of the PFET high-side switch. Bypass each PWIN pin to the nearest PGND plane with a
4.7 µF or greater capacitor as close as possible to the ADP2105/ADP2106/ ADP2107. See the Input Capacitor
Selection section.
10, 12
LX1, LX2
Switch Outputs. The drain of the P-channel power switch and N-channel synchronous rectifier. These pins are to
be tied together and connected to the output LC filter between LX and the output voltage.
11 PGND Power Ground. Connect the ground return of all input and output capacitors to the PGND pin using a power
ground plane as close as possible to the ADP2105/ADP2106/ADP2107. The PGND is then to be connected to the
exposed pad of the ADP2105/ADP2106/ADP2107.
14 IN Power Input. The power source for the ADP2105/ADP2106/ADP2107 internal circuitry. Connect IN and PWIN1
with a 10 Ω resistor as close as possible to the ADP2105/ADP2106/ADP2107. Bypass IN to AGND with a 0.1 µF or
greater capacitor. See the Input Filter section.
16 FB Output Voltage Sense or Feedback Input. For fixed output versions, connect to the output voltage. For
adjustable versions, FB is the input to the error amplifier. Drive FB through a resistive voltage divider to set the
output voltage. The FB regulation voltage is 0.8 V.
EP Exposed Pad. The exposed pad should be soldered to an external ground plane underneath the IC for thermal
dissipation.
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 8 of 36
TYPICAL PERFORMANCE CHARACTERISTICS
100
11000
06079-084
LOAD CURRENT ( mA)
EF FICIENCY ( %)
10 100
95
90
85
80
75
70
65
60
V
IN
= 5.5V
V
IN
= 4.2V
V
IN
= 3.6V
V
IN
= 2.7V
INDUCTOR: S D14, 2. 5µH
DCR: 60mΩ
T
A
= 25° C
Figure 5. Efficiency—ADP2105 (1.2 V Output)
100
11000
06079-085
LOAD CURRENT ( mA)
EF FICIENCY ( %)
10 100
95
90
85
80
75
70
65
60
V
IN
= 3.6V
V
IN
= 4.2V V
IN
= 5.5V
INDUCTOR: CDRH5D18, 4.1μH
DCR: 43mΩ
T
A
= 25° C
Figure 6. Efficiency—ADP2105 (3.3 V Output)
100
50110k
06079-062
LOAD CURRENT ( mA)
EF FICIENCY ( %)
95
90
85
80
75
70
65
60
55
10 100 1k
V
IN
= 2.7V
V
IN
= 3.6V
V
IN
= 4.2V
V
IN
= 5.5V
INDUCTOR: D62LCB, 2µH
DCR: 28mΩ
T
A
= 25° C
Figure 7. Efficiency—ADP2106 (1.8 V Output)
100
11000
06079-086
LOAD CURRENT ( mA)
EF FICIENCY ( %)
10 100
95
90
85
80
75
70
65
V
IN
= 4.2V
INDUCTOR: S D3814, 3. 3µH
DCR: 93mΩ
T
A
= 25° C
V
IN
= 2.7V
V
IN
= 3.6V
V
IN
= 5.5V
Figure 8. Efficiency—ADP2105 (1.8 V Output)
100
50110k
06079-008
LOAD CURRENT ( mA)
EF FICIENCY ( %)
95
90
85
80
75
70
65
60
55
10 100 1k
V
IN
= 5.5V
V
IN
= 4.2V
V
IN
= 3.6V V
IN
= 2.7V
INDUCTOR: D62LCB, 2µH
DCR: 28mΩ
T
A
= 25° C
Figure 9. Efficiency—ADP2106 (1.2 V Output)
100
50110k
06079-053
LOAD CURRENT ( mA)
EF FICIENCY ( %)
95
90
85
80
75
70
65
60
55
10 100 1k
V
IN
= 4.2V
V
IN
= 5.5V
V
IN
= 3.6V INDUCTOR: D62LCB, 3.3µH
DCR: 47mΩ
T
A
= 25° C
Figure 10. Efficiency—ADP2106 (3.3 V Output)
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 9 of 36
100
50110k
06079-010
LOAD CURRENT ( mA)
EF FICIENCY ( %)
95
90
85
80
75
70
65
60
55
10 100 1k
V
IN
= 4.2V
V
IN
= 5.5V
V
IN
= 3.6V
V
IN
= 2.7V
INDUCTOR: S D12, 1. 2µH
DCR: 37mΩ
T
A
= 25° C
Figure 11. Efficiency—ADP2107 (1.2 V)
100
50110k
06079-054
LOAD CURRENT ( mA)
EF FICIENCY ( %)
95
90
85
80
75
70
65
60
55
10 100 1k
V
IN
= 4.2V
V
IN
= 5.5V
V
IN
= 3.6V
INDUCTOR: CDRH5D28, 2. 5µH
DCR: 13mΩ
T
A
= 25° C
Figure 12. Efficiency—ADP2107 (3.3 V)
1.85
1.75
0.1 10k
06079-064
LOAD CURRENT ( mA)
OUTPUT VOLTAGE (V)
5.5V , –40°C 5.5V , +25° C
2.7V , –40°C 2.7V , +25° C 2.7V , +125° C
3.6V , –40°C 3.6V , +25° C 3.6V , +125° C
5.5V , +125° C
1.83
1.81
1.79
1.77
110 100 1k
Figure 13. Output Voltage Accuracy—ADP2107 (1.8 V)
100
50110k
06079-063
LOAD CURRENT ( mA)
EF FICIENCY ( %)
95
90
85
80
75
70
65
60
55
10 100 1k
V
IN
= 2.7V
V
IN
= 3.6V
V
IN
= 4.2V
V
IN
= 5.5V
INDUCTOR: D62LCB, 1.5µH
DCR: 21mΩ
T
A
= 25° C
Figure 14. Efficiency—ADP2107 (1.8 V)
1.23
1.17
0.01 10k
06079-082
LOAD CURRENT ( mA)
OUTPUT VOLTAGE (V)
5.5V , –40°C 5.5V , +25° C
2.7V , –40°C 2.7V , +25° C 2.7V , +125° C
3.6V , –40°C 3.6V , +25° C 3.6V , +125° C
5.5V , +125° C
0.1 110 100 1k
1.22
1.21
1.20
1.19
1.18
Figure 15. Output Voltage Accuracy—ADP2107 (1.2 V)
3.38
3.22
0.01 10k
06079-081
LOAD CURRENT ( mA)
OUTPUT VOLTAGE (V)
0.1 110 100 1k
3.36
3.34
3.32
3.30
3.28
3.26
3.24
5.5V , –40°C 5.5V , +25° C
3.6V , –40°C 3.6V , +25° C 3.6V , +125° C
5.5V , +125° C
Figure 16. Output Voltage Accuracy—ADP2107 (3.3 V)
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 10 of 36
10k
1
0.8
06079-016
INPUT VOLTAGE (V)
QUIESCE NT CURRENT (µ A)
10
100
1k
1.2 1.6 2.0 2.4 2.8 3.2 3.6 4.0 4.4 4.8 5.2
–40°C
+125°C
+25°C
Figure 17. Quiescent Current vs. Input Voltage
–40 125
06079-017
TEMPERATURE (°C)
FE E DBACK V OLTAG E ( V )
–20 020 40 60 80 100 120
0.795
0.796
0.797
0.798
0.799
0.800
0.801
0.802
Figure 18. Feedback Voltage vs. Temperature
1.75
1.25
06079-073
2.7 5.7
INPUT VOLTAGE (V)
PEAK CURRE NT LIMIT ( A)
1.70
1.65
1.60
1.55
1.50
1.45
1.40
1.35
1.30
3.0 3.3 3.6 3.9 4.2 4.5 4.8 5.1 5.4
ADP2105 (1A)
T
A
= 25° C
Figure 19. Peak Current Limit of ADP2105
190
180
170
160
150
140
130
120
110
100
SWITCH ON RESISTANCE (mΩ)
2.7 3.0 3.3 3.6 3.9 4.2 4.5 5.1 5.44.8
INPUT VOLTAGE (V)
PMOS POW ER SWI T CH
NMO S S Y NCHRONOUS RE CTI FI E R
06079-093
Figure 20. Switch On Resistance vs. Input Voltage—ADP2105
120
0
2.7 5.4
06079-018
INPUT VOLTAGE (V)
SWITCH ON RESISTANCE (mΩ)
100
80
60
40
20
3.0 3.3 3.6 3.9 4.2 4.5 4.8 5.1
NMO S S Y NCHRONOUS RE CTI FI E R
PMOS POW ER SWI T CH
T
A
= 25° C
Figure 21. Switch On Resistance vs. Input Voltage—ADP2106 and ADP2107
1260
1190
2.7 5.4
06079-021
INPUT VOLTAGE (V)
SW ITCHING FREQUENCY ( kHz )
1250
1240
1230
1220
1210
1200
3.0 3.3 3.6 3.9 4.2 4.5 4.8 5.1
–40°C +25°C
+125°C
Figure 22. Switching Frequency vs. Input Voltage
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 11 of 36
2.35
1.85
06079-072
2.7 5.7
INPUT VOLTAGE (V)
PEAK CURRE NT LIMIT ( A)
2.30
2.25
2.20
2.15
2.10
2.05
2.00
1.95
1.90
3.0 3.3 3.6 3.9 4.2 4.5 4.8 5.1 5.4
ADP2106 (1.5A)
T
A
= 25° C
Figure 23. Peak Current Limit of ADP2106
3.00
2.50
06079-071
2.7 5.7
INPUT VOLTAGE (V)
PEAK CURRE NT LIMIT ( A)
2.95
2.90
2.85
2.80
2.75
2.70
2.65
2.60
2.55
3.0 3.3 3.6 3.9 4.2 4.5 4.8 5.1 5.4
ADP2107 (2A)
T
A
= 25° C
Figure 24. Peak Current Limit of ADP2107
150
0
06079-067
2.7 5.7
INPUT VOLTAGE (V)
PUL S E - S KIPPING THRES HOL D CURRE NT (mA)
3.0 3.3 3.6 3.9 4.2 4.5 4.8 5.1 5.4
135
120
105
90
75
60
45
30
15
V
OUT
= 2.5V
V
OUT
= 1.2V
V
OUT
= 1.8V
T
A
= 25° C
Figure 25. Pulse-Skipping Threshold vs. Input Voltage for ADP2106
06079-074
4
3
1
LX ( S WITCH) NODE
OUTPUT VOLTAGE
INDUCTOR CURRE NT Δ: 260mV
@: 3.26V
CH1 1V 45.8%CH4 1AΩCH3 5V M 10µs A CH1 1.78V
T
Figure 26. Short -Circuit Response at Output
135
0
2.7 5.7
06079-066
INPUT VOLTAGE (V)
PUL S E - S KIPPING THRES HOL D CURRE NT (mA)
120
105
90
75
60
45
30
15
3.0 3.3 3.6 3.9 4.2 4.5 4.8 5.1 5.4
V
OUT
= 1.8V
V
OUT
= 1.2V
V
OUT
= 2.5V
T
A
= 25° C
Figure 27. Pulse-Skipping Threshold vs. Input Voltage for ADP2105
195
0
06079-068
2.7 5.7
INPUT VOLTAGE (V)
PUL S E - S KIPPING THRES HOL D CURRE NT (mA)
3.0 3.3 3.6 3.9 4.2 4.5 4.8 5.1 5.4
180
165
150
135
120
105
90
75
60
45
30
15
V
OUT
= 2.5V
V
OUT
= 1.8V
V
OUT
= 1.2V
T
A
= 25° C
Figure 28. Pulse-Skipping Threshold vs. Input Voltage for ADP2107
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 12 of 36
190
180
170
160
150
140
130
120
110
100
SWITCH ON RESISTANCE (mΩ)
2.7 3.0 3.3 3.6 3.9 4.2 4.5 5.1 5.44.8
INPUT VOLTAGE (V)
PMOS POW ER SWI T CH
NMO S S Y NCHRONOUS RE CTI FI E R
06079-093
Figure 29. Switch On Resistance vs. Temperature—ADP2105
–40
06079-083
JUNCTION TEM P E RATURE ( °C)
SWITCH ON RESISTANCE (mΩ)
–20 020 40 60 80 100 120
0
20
40
60
80
100
120
140
PMOS POW ER SWI T CH
NMO S S Y NCHRONOUS RE CTI FI E R
Figure 30. Switch On Resistance vs. Temperature—ADP2106 and ADP2107
06079-030
CH1 50mV 6%CH4 200mAΩCH3 2V M 2µs A CH3 3.88V
T
3
4
1
INDUCTOR CURRE NT
OUTPUT VOLTAGE (AC-COUPLED)
LX (SWI T CH)
NODE
Figure 31. PFM Mode of Operation at Very Light Load (10 mA)
06079-033
CH1 50mV 17.4%CH4 200mAΩCH3 2V M 400ns A CH3 3.88V
T
3
4
1
LX ( S WITCH) NODE
OUTPUT VOLTAGE (AC-COUPLED)
INDUCTOR CURRE NT
Figure 32. DCM Mode of Operation at Light Load (100 mA)
06079-034
CH1 20mV 13.4%CH4 1AΩCH3 2V M 2µs A CH3 1.84V
T
3
4
1
LX ( S WITCH) NODE
OUTPUT VOLTAGE (AC-COUPLED)
INDUCTOR CURRE NT
Figure 33. Minimum Off Time Control at Dropout
06079-031
CH1 20mV 17.4%CH4 1AΩCH3 2V M 1µs A CH3 3.88V
T
3
4
1
OUTPUT VOLTAGE (AC-COUPLED)
INDUCTOR CURRE NT
LX ( S WITCH) NODE
Figure 34. PWM Mode of Operation at Medium/Heavy Load (1.5 A)
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 13 of 36
06079-032
CH1 1V 45%CH4 1AΩCH3 5V M 4µs A CH3 1.8V
T
3
4
1
INDUCTOR CURRE NT
OUTPUT VOLTAGE
CHANNEL 3
FREQUENCY
= 336.6kHz
Δ: 2.86A
@: 2.86A
LX ( S WITCH) NODE
Figure 35. Current Limit Behavior of ADP2107 (Frequency Foldback)
06079-035
CH1 1V 20.2%CH4 500mAΩCH3 5V M 400µs A CH1 1. 84V
T
3
4
1
ENABLE VOLTAGE
INDUCTOR CURRE NT
OUTPUT VOLTAGE
Figure 36. Startup and Shutdown Waveform (CSS = 1 nF → SS Time = 1 ms)
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 14 of 36
THEORY OF OPERATION
The ADP2105/ADP2106/ADP2107 are step-down, dc-to-dc
converters that use a fixed frequency, peak current mode archi-
tecture with an integrated high-side switch and low-side synchron-
ous rectifier. The high 1.2 MHz switching frequency and tiny
16-lead, 4 mm × 4 mm LFCSP_VQ package allow for a small step-
down dc-to-dc converter solution. The integrated high-side switch
(P-channel MOSFET) and synchronous rectifier (N-channel
MOSFET) yield high efficiency at medium to heavy loads. Light
load efficiency is improved by smoothly transitioning to variable
frequency PFM mode.
The ADP2105/ADP2106/ADP2107 (ADJ) operate with an input
voltage from 2.7 V to 5.5 V and regulate an output voltage down
to 0.8 V. The ADP2105/ADP2106/ADP2107 are also available with
preset output voltage options of 3.3 V, 1.8 V, 1.5 V, a n d 1.2 V.
CONTROL SCHEME
The ADP2105/ADP2106/ADP2107 operate with a fixed frequency,
peak current mode PWM control architecture at medium to high
loads for high efficiency, but shift to a variable frequency PFM
control scheme at light loads for lower quiescent current. When
operating in fixed frequency PWM mode, the duty cycle of the
integrated switches is adjusted to regulate the output voltage, but
when operating in PFM mode at light loads, the switching
frequency is adjusted to regulate the output voltage.
The ADP2105/ADP2106/ADP2107 operate in the PWM mode
only when the load current is greater than the pulse-skipping
threshold current. At load currents below this value, the converter
smoothly transitions to the PFM mode of operation.
PWM MODE OPERATION
In PWM mode, the ADP2105/ADP2106/ADP2107 operate at a
fixed frequency of 1.2 MHz set by an internal oscillator. At the
start of each oscillator cycle, the P-channel MOSFET switch is
turned on, putting a positive voltage across the inductor. Current
in the inductor increases until the current sense signal crosses
the peak inductor current level that turns off the P-channel
MOSFET switch and turns on the N-channel MOSFET synchro-
nous rectifier. This puts a negative voltage across the inductor,
causing the inductor current to decrease. The synchronous
rectifier stays on for the remainder of the cycle, unless the
inductor current reaches zero, which causes the zero-crossing
comparator to turn off the N-channel MOSFET. The peak
inductor current is set by the voltage on the COMP pin. The
COMP pin is the output of a transconductance error amplifier that
compares the feedback voltage with an internal 0.8 V reference.
PFM MODE OPERATION
The ADP2105/ADP2106/ADP2107 smoothly transition to the
variable frequency PFM mode of operation when the load current
decreases below the pulse skipping threshold current, switching
only as necessary to maintain the output voltage within regulation.
When the output voltage dips below regulation, the ADP2105/
ADP2106/ADP2107 enter PWM mode for a few oscillator cycles
to increase the output voltage back to regulation. During the wait
time between bursts, both power switches are off, and the output
capacitor supplies all the load current. Because the output voltage
dips and recovers occasionally, the output voltage ripple in this
mode is larger than the ripple in the PWM mode of operation.
PULSE-SKIPPING THRESHOLD
The output current at which the ADP2105/ADP2106/ADP2107
transition from variable frequency PFM control to fixed frequency
PWM control is called the pulse-skipping threshold. The pulse-
skipping threshold is optimized for excellent efficiency over all
load currents. The variation of pulse-skipping threshold with
input voltage and output voltage is shown in Figure 25, Figure 27,
and Figure 28.
100% DUTY CYCLE OPERATION (LDO MODE)
As the input voltage drops, approaching the output voltage, the
ADP2105/ADP2106/ADP2107 smoothly transition to 100%
duty cycle, maintaining the P-channel MOSFET switch-on conti-
nuously. This allows the ADP2105/ADP2106/ADP2107 to regulate
the output voltage until the drop in input voltage forces the P-
channel MOSFET switch to enter dropout, as shown in the
following equation:
VIN(MIN) = IOUT × (RDS(ON) − P + DCRIND) + VOUT(NOM)
The ADP2105/ADP2106/ADP2107 achieve 100% duty cycle
operation by stretching the P-channel MOSFET switch-on time
if the inductor current does not reach the peak inductor current
level by the end of the clock cycle. When this happens, the oscil-
lator remains off until the inductor current reaches the peak
inductor current level, at which time the switch is turned off and
the synchronous rectifier is turned on for a fixed off time. At
the end of the fixed off time, another cycle is initiated. As the
ADP2105/ADP2106/ADP2107 approach dropout, the switching
frequency decreases gradually to smoothly transition to 100%
duty cycle operation.
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 15 of 36
SLOPE COMPENSATION
Slope compensation stabilizes the internal current control loop
of the ADP2105/ADP2106/ADP2107 when operating beyond
50% duty cycle to prevent subharmonic oscillations. It is imple-
mented by summing a fixed, scaled voltage ramp to the current
sense signal during the on-time of the P-channel MOSFET switch.
The slope compensation ramp value determines the minimum
inductor that can be used to prevent subharmonic oscillations
at a given output voltage. For slope compensation ramp values,
see Table 5. For more information see the Inductor Selection
section.
Table 5. Slope Compensation Ramp Values
Part Slope Compensation Ramp Values
ADP2105 0.72 A/µs
ADP2106 1.07 A/µs
ADP2107 1.38 A/µs
DESIGN FEATURES
Enable/Shutdown
Drive EN high to turn on the ADP2105/ADP2106/ADP2107.
Drive EN low to turn off the ADP2105/ADP2106/ADP2107,
reducing the input current below 0.1 µA. To force the
ADP2105/ADP2106/ADP2107 to automatically start when
input power is applied, connect EN to IN. When shut down, the
ADP2105/ADP2106/ADP2107 discharge the soft start capacitor,
causing a new soft start cycle every time they are re-enabled.
Synchronous Rectification
In addition to the P-channel MOSFET switch, the ADP2105/
ADP2106/ADP2107 include an integrated N-channel MOSFET
synchronous rectifier. The synchronous rectifier improves effi-
ciency, especially at low output voltage, and reduces cost and
board space by eliminating the need for an external rectifier.
Current Limit
The ADP2105/ADP2106/ADP2107 have protection circuitry to
limit the direction and amount of current flowing through the
power switch and synchronous rectifier. The positive current
limit on the power switch limits the amount of current that can
flow from the input to the output, and the negative current limit
on the synchronous rectifier prevents the inductor current from
reversing direction and flowing out of the load.
Short-Circuit Protection
The ADP2105/ADP2106/ADP2107 include frequency foldback
to prevent output current runaway on a hard short. When the
voltage at the feedback pin falls below 0.3 V, indicating the possi-
bility of a hard short at the output, the switching frequency is
reduced to 1/4 of the internal oscillator frequency. The reduction
in the switching frequency results in more time for the inductor to
discharge, preventing a runaway of output current.
Undervoltage Lockout (UVLO)
To protect against deep battery discharge, UVLO circuitry is
integrated on the ADP2105/ADP2106/ADP2107. If the
input voltage drops below the 2.2 V UVLO threshold, the
ADP2105/ADP2106/ADP2107 shut down, and both the power
switch and synchronous rectifier turn off. When the voltage
again rises above the UVLO threshold, the soft start period is
initiated, and the part is enabled.
Thermal Protection
In the event that the ADP2105/ADP2106/ADP2107 junction
temperatures rise above 140°C, the thermal shutdown circuit turns
off the converter. Extreme junction temperatures can be the
result of high current operation, poor circuit board design, and/or
high ambient temperature. A 40°C hysteresis is included so that
when thermal shutdown occurs, the ADP2105/ADP2106/
ADP2107 do not return to operation until the on-chip tempera-
ture drops below 100°C. When coming out of thermal shutdown,
soft start is initiated.
Soft Start
The ADP2105/ADP2106/ADP2107 include soft start circuitry
to limit the output voltage rise time to reduce inrush current at
startup. To set the soft start period, connect the soft start capacitor
(CSS) from SS to AGND. When the ADP2105/ADP2106/ADP2107
are disabled, or if the input voltage is below the undervoltage
lockout threshold, CSS is internally discharged. When the
ADP2105/ADP2106/ADP2107 are enabled, CSS is charged through
an internal 0.8 µA current source, causing the voltage at SS to rise
linearly. The output voltage rises linearly with the voltage at SS.
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 16 of 36
APPLICATIONS INFORMATION
ADIsimPower DESIGN TOOL
The ADP2105/ADP2106/ADP2107 is supported by
ADIsimPower design tool set. ADIsimPower is a collection
of tools that produce complete power designs optimized for a
specific design goal. The tools enable the user to generate a
full schematic, bill of materials, and calculate performance in
minutes. ADIsimPower can optimize designs for cost, area,
efficiency, and parts count while taking into consideration
the operating conditions and limitations of the IC and all
real external components. For more information about
ADIsimPower design tools, refer to www.analog.com/
ADIsimPower. The tool set is available from this website, and
users can also request an unpopulated board through the tool.
EXTERNAL COMPONENT SELECTION
The external component selection for the ADP2105/ADP2106/
ADP2107 application circuits shown in Figure 37 and Figure 38
depend on input voltage, output voltage, and load current
requirements. Additionally, trade-offs between performance
parameters like efficiency and transient response can be made
by varying the choice of external components.
SETTING THE OUTPUT VOLTAGE
The output voltage of ADP2105/ADP2106/ADP2107(ADJ) is
externally set by a resistive voltage divider from the output
voltage to FB. The ratio of the resistive voltage divider sets the
output voltage, and the absolute value of those resistors sets the
divider string current. For lower divider string currents, the
small 10 nA (0.1 μA maximum) FB bias current is to be taken
into account when calculating resistor values. The FB bias
current can be ignored for a higher divider string current, but
this degrades efficiency at very light loads.
To li mit output voltage accuracy degradation due to FB bias
current to less than 0.05% (0.5% maximum), ensure that the
divider string current is greater than 20 μA. To calculate the
desired resistor values, first determine the value of the bottom
divider string resistor (RBOT) using the following equation:
STRING
FB
BOT I
V
R=
where:
VFB = 0.8 V, the internal reference.
ISTRING is the resistor divider string current.
OFF EN
SS
LX2
AGND
OUTPUT VOLTAGE = 1.2V, 1.5V, 1.8V, 3.3V
COMP
ON
PGND
GND
GND
GND
NC
LX1
PWIN2 VIN
VIN INPUT VOLTAGE = 2.7V TO 5.5V
VOUT
CSS
RCOMP
CCOMP
1
2
3
4
12
11
10
9
16 15 14 13
56 7 8
L
COUT LOAD
CIN2
CIN1
10Ω
0.1μF
NC = NO CONNECT
ADP2105/
ADP2106/
ADP2107
06079-065
VOUT
FB PWIN1INGND
Figure 37. Typical Applications Circuit for Fixed Output Voltage Options of ADP2105/ADP2106/ADP2107(x.x V)
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 17 of 36
OFF EN
SS
LX2
FB PWIN1
AGND
OUTPUT VOLTAGE
= 0.8V TO V
IN
COMP
ON
PGND
IN
GND
GND
GND
NC
GND
LX1
PWIN2 V
IN
V
IN
INPUT VOLTAGE = 2.7V TO 5.5V
FB
C
SS
R
COMP
C
COMP
1
2
3
4
12
11
10
9
16 15 14 13
5 6 7 8
L
C
OUT
LOAD
C
IN2
C
IN1
10Ω
0.1μF
R
TOP
R
BOT
FB
NC = NO CONNECT
ADP2105/
ADP2106/
ADP2107
06079-038
Figure 38. Typical Applications Circuit for Adjustable Output Voltage Option of ADP2105/ADP2106/ADP2107(ADJ)
When RBOT is determined, calculate the value of the top resistor
(RTOP) by using the following equation:
−
=
FB
FBOUT
BOTTOP VVV
RR
The ADP2105/ADP2106/ADP2107(x.x V) include the resistive
voltage divider internally, reducing the external circuitry required.
For improved load regulation, connect the FB to the output
voltage as close as possible to the load.
INDUCTOR SELECTION
The high switching frequency of ADP2105/ADP2106/ADP2107
allows for minimal output voltage ripple even with small inductors.
The sizing of the inductor is a trade-off between efficiency and
transient response. A small inductor leads to larger inductor
current ripple that provides excellent transient response but
degrades efficiency. Due to the high switching frequency of
ADP2105/ADP2106/ADP2107, shielded ferrite core inductors
are recommended for their low core losses and low electromagnetic
interference (EMI).
As a guideline, the inductor peak-to-peak current ripple (ΔIL) is
typically set to 1/3 of the maximum load current for optimal
transient response and efficiency, as shown in the following
equations:
3
)( )(MAXLOAD
SW
IN
OUT
IN
OUT
L
I
LfV
VVV
I≈
××
−×
=∆
Hμ
)(5.2
)(MAX
LOAD
IN
OUT
IN
OUT
IDEAL IV
VVV
L×
−××
=⇒
where fSW is the switching frequency (1.2 MHz).
The ADP2105/ADP2106/ADP2107 use slope compensation in
the current control loop to prevent subharmonic oscillations
when operating beyond 50% duty cycle. The fixed slope compen-
sation limits the minimum inductor value as a function of
output voltage.
For the ADP2105
L > (1.12 µH/V) × VOUT
For the ADP2106
L > (0.83 µH/V) × VOUT
For the ADP2107
L > (0.66 µH/V) × VOUT
Inductors 4.7 µH or larger are not recommended because they
may cause instability in discontinuous conduction mode under
light load conditions. It is also important that the inductor be
capable of handling the maximum peak inductor current (IPK)
determined by the following equation:
∆
+= 2
)(
L
MAXLOAD
PK
I
II
Table 6. Minimum Inductor Value for Common Output
Voltage Options for the ADP2105 (1 A)
V
OUT
VIN
2.7 V 3.6 V 4.2 V 5.5 V
1.2 V 1.67 µH 2.00 µH 2.14 µH 2.35 µH
1.5 V 1.68 µH 2.19 µH 2.41 µH 2.73 µH
1.8 V 2.02 µH 2.25 µH 2.57 µH 3.03 µH
2.5 V 2.80 µH 2.80 µH 2.80 µH 3.41 µH
3.3 V 3.70 µH 3.70 µH 3.70 µH 3.70 µH
Table 7. Minimum Inductor Value for Common Output
Voltage Options for the ADP2106 (1.5 A)
V
OUT
V
IN
2.7 V 3.6 V 4.2 V 5.5 V
1.2 V 1.11 µH 2.33 µH 2.43 µH 1.56 µH
1.5 V 1.25 µH 1.46 µH 1.61 µH 1.82 µH
1.8 V 1.49 µH 1.50 µH 1.71 µH 2.02 µH
2.5 V 2.08 µH 2.08 µH 2.08 µH 2.27 µH
3.3 V 2.74 µH 2.74 µH 2.74 µH 2.74 µH
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 18 of 36
Table 8. Minimum Inductor Value for Common Output
Voltage Options for the ADP2107 (2 A)
V
OUT
V
IN
2.7 V 3.6 V 4.2 V 5.5 V
1.2 V 0.83 µH 1.00 µH 1.07 µH 1.17 µH
1.5 V 0.99 µH 1.09 µH 1.21 µH 1.36 µH
1.8 V 1.19 µH 1.19 µH 1.29 µH 1.51 µH
2.5 V 1.65 µH 1.65 µH 1.65 µH 1.70 µH
3.3 V 2.18 µH 2.18 µH 2.18 µH 2.18 µH
Table 9. Inductor Recommendations for the ADP2105/
ADP2106/ADP2107
Vendor
Small-Sized Inductors
(< 5 mm × 5 mm)
Large-Sized Inductors
(> 5 mm × 5 mm)
Sumida CDRH2D14, 3D16,
3D28
CDRH4D18, 4D22,
4D28, 5D18, 6D12
Toko 1069AS-DB3018,
1098AS-DE2812,
1070AS-DB3020
D52LC, D518LC,
D62LCB
Coilcraft LPS3015, LPS4012,
DO3314
DO1605T
Cooper
Bussmann
SD3110, SD3112,
SD3114, SD3118,
SD3812, SD3814
SD10, SD12, SD14, SD52
OUTPUT CAPACITOR SELECTION
The output capacitor selection affects both the output voltage ripple
and the loop dynamics of the converter. For a given loop crossover
frequency (the frequency at which the loop gain drops to 0 dB), the
maximum voltage transient excursion (overshoot) is inversely
proportional to the value of the output capacitor. Therefore, larger
output capacitors result in improved load transient response. To
minimize the effects of the dc-to-dc converter switching, the cross-
over frequency of the compensation loop should be less than 1/10
of the switching frequency. Higher crossover frequency leads to
faster settling time for a load transient response, but it can also
cause ringing due to poor phase margin. Lower crossover
frequency helps to provide stable operation but needs large output
capacitors to achieve competitive overshoot specifications.
Therefore, the optimal crossover frequency for the control loop of
ADP2105/ADP2106/ADP2107 is 80 kHz, 1/15 of the switching
frequency. For a crossover frequency of 80 kHz, Figure 39 shows
the maximum output voltage excursion during a 1 A load transient,
as the product of the output voltage and the output capacitor is
varied. Choose the output capacitor based on the desired load
transient response and target output voltage.
18
0
06079-070
15 70
OUTPUT CAPACITOR × OUTPUT VOLTAGE (μC)
OVERSHOOT OF OUTPUT VOLTAGE (%)
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
20 25 30 35 40 45 50 55 60 65
Figure 39. Percentage Overshoot for a 1 A Load Transient Response vs.
Output Capacitor × Output Voltage
For example, if the desired 1 A load transient response (overshoot)
is 5% for an output voltage of 2.5 V, t he n f r o m Figure 39
Output Capacitor × Output Voltage = 50 μC
Fμ20
5
.2
Cμ50 ≈=⇒ CapacitorOutput
The ADP2105/ADP2106/ADP2107 have been designed for
operation with small ceramic output capacitors that have low
ESR and ESL. Therefore, they are comfortably able to meet tight
output voltage ripple specifications. X5R or X7R dielectrics are
recommended with a voltage rating of 6.3 V or 10 V. Y5V and Z5U
dielectrics are not recommended, due to their poor temperature
and dc bias characteristics. Table 10 shows a list of recommended
MLCC capacitors from Murata and Taiyo Yuden.
When choosing output capacitors, it is also important to
account for the loss of capacitance due to output voltage dc bias.
Figure 40 shows the loss of capacitance due to output voltage dc
bias for three X5R MLCC capacitors from Murata.
20
–100
06079-060
VOLTAGE (V
DC
)
CAPACI TANCE CHANG E ( %)
0
–20
–40
–60
–80
02 4 6
1
32
1
4.7µ F 0805 X5R M URATA G RM 21BR61A475K
2
10µF 0805 X 5R M URATA G RM 21BR61A106K
3
22µF 0805 X 5R M URATA G RM 21BR60J226M
Figure 40. Percentage Drop-In Capacitance vs. DC Bias for Ceramic
Capacitors (Information Provided by Murata Corporation)
For example, to get 20 µF output capacitance at an output voltage
of 2.5 V, based on Figure 40, as well as to give some margin for
temperature variance, a 22 μF and a 10 μF capacitor are to be
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 19 of 36
used in parallel to ensure that the output capacitance is sufficient
under all conditions for stable behavior.
Table 10. Recommended Input and Output Capacitor
Selection for the ADP2105/ADP2106/ADP2107
Capacitor
Vendor
Murata Taiyo Yuden
4.7 µF, 10 V
X5R 0805
GRM21BR61A475K LMK212BJ475KG
10 μF, 10 V
X5R 0805
GRM21BR61A106K LMK212BJ106KG
22 μF, 6.3 V
X5R 0805
GRM21BR60J226M JMK212BJ226MG
INPUT CAPACITOR SELECTION
The input capacitor reduces input voltage ripple caused by the
switch currents on the PWIN pins. Place the input capacitors as
close as possible to the PWIN pins. Select an input capacitor
capable of withstanding the rms input current for the maximum
load current in your application.
For the ADP2105, it is recommended that each PWIN pin be
bypassed with a 4.7 μF or larger input capacitor. For the ADP2106,
bypass each PWIN pin with a 10 μF and a 4.7 μF capacitor, and
for the ADP2107, bypass each PWIN pin with a 10 μF capacitor.
As with the output capacitor, a low ESR ceramic capacitor is
recommended to minimize input voltage ripple. X5R or X7R
dielectrics are recommended, with a voltage rating of 6.3 V or
10 V. Y5V and Z5U dielectrics are not recommended due to
their poor temperature and dc bias characteristics. Refer to
Table 10 for input capacitor recommendations.
INPUT FILTER
The IN pin is the power source for the ADP2105/ADP2106/
ADP2107 internal circuitry, including the voltage reference and
current sense amplifier that are sensitive to power supply noise.
To prevent high frequency switching noise on the PWIN pins from
corrupting the internal circuitry of the ADP2105/ADP2106/
ADP2107, a low-pass RC filter should be placed between the IN
pin and the PWIN1 pin. The suggested input filter consists of
a small 0.1 μF ceramic capacitor placed between IN and AGND
and a 10 Ω resistor placed between IN and PWIN1. This forms a
150 kHz low-pass filter between PWIN1 and IN that prevents any
high frequency noise on PWIN1 from coupling into the IN pin.
SOFT START PERIOD
To set the soft start period, connect a soft start capacitor (CSS) from
SS to AGND. The soft start period varies linearly with the size
of the soft start capacitor, as shown in the following equation:
TSS = CSS × 109 ms
For a soft start period of 1 ms, a 1 nF capacitor must be
connected between SS and AGND.
LOOP COMPENSATION
The ADP2105/ADP2106/ADP2107 utilize a transconductance
error amplifier to compensate the external voltage loop. The
open loop transfer function at angular frequency (s) is given by
=
OUT
REF
OUT
COMP
CS
mV
V
sC
sZ
GGsH )(
)(
where:
VREF is the internal reference voltage (0.8 V).
VOUT is the nominal output voltage.
ZCOMP(s) is the impedance of the compensation network at the
angular frequency.
COUT is the output capacitor.
gm is the transconductance of the error amplifier (50 μA/V
nominal).
GCS is the effective transconductance of the current loop.
GCS = 1.875 A/V for the ADP2105.
GCS = 2.8125 A/V for the ADP2106.
GCS = 3.625 A/V for the ADP2107.
The transconductance error amplifier drives the compensation
network that consists of a resistor (RCOMP) and capacitor (CCOMP)
connected in series to form a pole and a zero, as shown in the
following equation:
+
=
+=
COMP
COMPCOMP
COMP
COMPCOMP
sC
CsR
sC
RsZ 1
1
)(
At the crossover frequency, the gain of the open loop transfer
function is unity. For the compensation network impedance at
the crossover frequency, this yields the following equation:
=
REF
OUTOUT
CS
m
CROSS
CROSSCOMP
V
VC
GG
F
FZ )π2(
)(
where:
FCROSS = 80 kHz, the crossover frequency of the loop.
COUTVOUT is determined from the Output Capacitor Selection
section.
To ensure that there is sufficient phase margin at the crossover
frequency, place the compensator zero at 1/4 of the crossover
frequency, as shown in the following equation:
1
4
)π2( =
COMPCOMP
CROSS
CR
F
Solving the three equations in this section simultaneously yields
the value for the compensation resistor and compensation
capacitor, as shown in the following equation:
=
REF
OUTOUT
CS
m
CROSS
COMP
V
VC
GG
F
R)π2(
8.0
COMPCROSS
COMP
RF
Cπ
2
=
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 20 of 36
BODE PLOTS
60
–40 1300
FRE QUENCY ( kHz )
LOOP GAIN (dB)
10 100
50
40
30
20
10
0
–10
–20
–30
LOOP P HAS E ( Degrees)
0
45
90
135
180
06079-055
LOOP GAIN
LOO P PHASE
PHASE
MARG IN = 48°
CROSSOVER
FRE QUENCY = 87kHz
ADP2106
OUTPUT VOLTAGE = 1.8V
INPUT VOLTAGE = 5.5V
LOAD CURRENT = 1A
INDUCTOR = 2.2µH ( LPS 4012)
OUTPUT CAP ACIT OR = 22µ F + 22µ F
COMPENSATION RESISTOR = 180kΩ
COM P E NS ATION CAPACIT OR = 56pF
NOTES
1. E X TERNAL COMP ONENTS WERE CHOSE N FO R A
5% OV E RS HOOT F OR A 1A L OAD T RANS IENT .
Figure 41. ADP2106 Bode Plot at VIN = 5.5 V, VOUT = 1.8 V and Load = 1 A
60
–40 1300
FRE QUENCY ( kHz )
LOOP GAIN (dB)
10 100
50
40
30
20
10
0
–10
–20
–30
LOOP P HAS E ( Degrees)
0
45
90
135
180
06079-056
NOTES
1. E X TERNAL COMP ONENTS WERE CHOSE N FO R A
5% OV E RS HOOT F OR A 1A L OAD T RANS IENT .
ADP2106
PHASE
MARG IN = 52°
LOOP GAIN
LOO P PHASE
OUTPUT VOLTAGE = 1.8V
INPUT VOLTAGE = 3.6V
LOAD CURRENT = 1A
INDUCTOR = 2.2µH ( LPS 4012)
OUTPUT CAP ACIT OR = 22µ F + 22µ F
COMPENSATION RESISTOR = 180kΩ
COM P E NS ATION CAPACIT OR = 56pF
CROSSOVER
FRE QUENCY = 83kHz
Figure 42. ADP2106 Bode Plot at VIN = 3.6 V, VOUT = 1.8 V, and Load = 1 A
60
–40 1300
FRE QUENCY ( kHz )
LOOP GAIN (dB)
10 100
50
40
30
20
10
0
–10
–20
–30
LOOP P HAS E ( Degrees)
0
45
90
135
180
06079-057
ADP2105
NOTES
1. E X TERNAL COMP ONENTS WERE CHOSE N FO R A
5% OV E RS HOOT F OR A 1A L OAD T RANS IENT .
LOOP GAIN
LOO P PHASE
PHASE
MARG IN = 51°
CROSSOVER
FRE QUENCY = 71kHz
OUTPUT VOLTAGE = 1.2V
INPUT VOLTAGE = 3.6V
LOAD CURRENT = 1A
INDUCTOR = 3.3µH ( S D3814)
OUTPUT CAP ACIT OR = 22µ F + 22µ F + 4.7µF
COMPENSATION RESISTOR = 267kΩ
COM P E NS ATION CAPACIT OR = 39pF
Figure 43. ADP2105 Bode Plot at VIN = 3.6 V, VOUT = 1.2 V, and Load = 1 A
60
–40 1300
FRE QUENCY ( kHz )
LOOP GAIN (dB)
10 100
50
40
30
20
10
0
–10
–20
–30
LOOP P HAS E ( Degrees)
0
45
90
135
180
06079-058
ADP2105
NOTES
1. E X TERNAL COMP ONENTS WERE CHOSE N FO R A
5% OV E RS HOOT F OR A 1A L OAD T RANS IENT .
CROSSOVER
FRE QUENCY = 79kHz
PHASE
MARG IN = 49°
LOOP GAIN
LOO P PHASE
OUTPUT VOLTAGE = 1.2V
INPUT VOLTAGE = 5.5V
LOAD CURRENT = 1A
INDUCTOR = 3.3µH ( S D3814)
OUTPUT CAP ACIT OR = 22µ F + 22µ F + 4.7µF
COMPENSATION RESISTOR = 267kΩ
COM P E NS ATION CAPACIT OR = 39pF
Figure 44. ADP2105 Bode Plot at VIN = 5.5 V, VOUT = 1.2 V and Load = 1 A
60
–40 1300
FRE QUENCY ( kHz )
LOOP GAIN (dB)
10 100
50
40
30
20
10
0
–10
–20
–30
LOOP P HAS E ( Degrees)
0
45
90
135
180
06079-059
ADP2107
NOTES
1. E X TERNAL COMP ONENTS WERE CHOSE N FO R A
10% OV E RS HOOT F OR A 1A L OAD T RANS IENT .
PHASE
MARG IN = 65°
CROSSOVER
FRE QUENCY = 76kHz
OUTPUT VOLTAGE = 2.5V
INPUT VOLTAGE = 5V
LOAD CURRENT = 1A
INDUCTOR = 2µH (D62L CB)
OUTPUT CAP ACIT OR = 10µ F + 4.7µF
COMPENSATION RESISTOR = 70kΩ
COM P E NS ATION CAPACIT OR = 120pF
LOO P PHASE
LOOP GAIN
Figure 45. ADP2107 Bode Plot at VIN = 5 V, VOUT = 2.5 V and Load = 1 A
60
–40 1300
FRE QUENCY ( kHz )
LOOP GAIN (dB)
10 100
50
40
30
20
10
0
–10
–20
–30
LOOP P HAS E ( Degrees)
0
45
90
135
180
06079-069
ADP2107
NOTES
1. E X TERNAL COMP ONENTS WERE CHOSE N FO R A
10% OV E RS HOOT F OR A 1A L OAD T RANS IENT .
LOOP GAIN
LOO P PHASE
PHASE
MARG IN = 70°
OUTPUT VOLTAGE = 3.3V
INPUT VOLTAGE = 5V
LOAD CURRENT = 1A
INDUCTOR = 2.5µH ( CDRH5D28)
OUTPUT CAP ACIT OR = 10µ F + 4.7µF
COMPENSATION RESISTOR = 70kΩ
COM P E NS ATION CAPACIT OR = 120pF
CROSSOVER
FRE QUENCY = 67kHz
Figure 46. ADP2107 Bode Plot at VIN = 5 V, VOUT = 3.3 V, and Load = 1 A
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 21 of 36
LOAD TRANSIENT RESPONSE
06079-087
CH2 100mV~CH1 2.00V
CH3 1.00A Ω M 20. 0µ s A CH3 700mA
1
3
2
T 10.00%
T
LX NODE (S WI TCH NO DE )
OUTPUT VOLTAGE (AC-COUPLED)
OUTPUT CURRE NT
OUTPUT CAP ACIT OR: 22µ F + 22µ F + 4.7µF
INDUCTOR: S D14, 2. 5µH
COMPENSATION RESISTOR: 270kΩ
COM P E NS ATION CAPACIT OR: 39pF
Figure 47. 1 A Load Transient Response for ADP2105-1.2
with External Components Chosen for 5% Overshoot
06079-088
CH2 100mV~CH1 2.00V
CH3 1.00A Ω M 20. 0µ s A CH3 700mA
1
3
2
T 10.00%
T
LX NODE (S WI TCH NO DE )
OUTPUT VOLTAGE (AC-COUPLED)
OUTPUT CURRE NT
OUTPUT CAP ACIT OR: 22µ F + 22µF
INDUCTOR: S D3814, 3. 3µH
COMPENSATION RESISTOR: 270kΩ
COM P E NS ATION CAPACIT OR: 39pF
Figure 48. 1 A Load Transient Response for ADP2105-1.8
with External Components Chosen for 5% Overshoot
06079-089
CH2 200mV~CH1 2.00V
CH3 1.00A Ω M 20.0µs A CH3 700mA
T 10.00%
1
3
2
T
LX NODE (S WI TCH NO DE )
OUTPUT VOLTAGE (AC-COUPLED)
OUTPUT CURRE NT
OUTPUT CAP ACIT OR: 22µ F + 4.7µF
INDUCTOR: CDRH5D18, 4. 1µH
COMPENSATION RESISTOR: 270kΩ
COM P E NS ATION CAPACIT OR: 39pF
Figure 49. 1 A Load Transient Response for ADP2105-3.3
with External Components Chosen for 5% Overshoot
06079-090
CH2 100mV~CH1 2.00V
CH3 1.00A Ω M 20. 0µ s A CH3 700mA
1
3
2
T 10.00%
T
LX NODE (S WI TCH NO DE )
OUTPUT VOLTAGE (AC-COUPLED)
OUTPUT CURRE NT
OUTPUT CAP ACIT OR: 22µ F + 4.7µF
INDUCTOR: S D14, 2. 5µH
COMPENSATION RESISTOR: 135kΩ
COM P E NS ATION CAPACIT OR: 82pF
Figure 50. 1 A Load Transient Response for ADP2105-1.2
with External Components Chosen for 10% Overshoot
06079-091
CH2 100mV~CH1 2.00V
CH3 1.00A Ω M 20.0µs A CH3 700mA
1
3
2
T 10.00%
T
OUTPUT VOLTAGE (AC-COUPLED)
LX NODE (S WI TCH NO DE )
OUTPUT CURRE NT
OUTPUT CAP ACIT OR: 10µ F + 10µ F
INDUCTOR: S D3814, 3. 3µH
COMPENSATION RESISTOR: 135kΩ
COM P E NS ATION CAPACIT OR: 82pF
Figure 51. 1 A Load Transient Response for ADP2105-1.8
with External Components Chosen for 10% Overshoot
06079-092
CH2 200mV~CH1 2.00V
CH3 1.00A Ω M 20.0µs A CH3 700mA
1
3
2
T 10.00%
T
LX NODE (S WI TCH NO DE )
OUTPUT VOLTAGE (AC-COUPLED)
OUTPUT CURRE NT
OUTPUT CAP ACIT OR: 10µ F + 4.7µF
INDUCTOR: CDRH5D18, 4. 1µH
COMPENSATION RESISTOR: 135kΩ
COM P E NS ATION CAPACIT OR: 82pF
Figure 52. 1 A Load Transient Response for ADP2105-3.3
with External Components Chosen for 10% Overshoot
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 22 of 36
EFFICIENCY CONSIDERATIONS
Efficiency is the ratio of output power to input power. The high
efficiency of the ADP2105/ADP2106/ADP2107 has two distinct
advantages. First, only a small amount of power is lost in the dc-
to-dc converter package that reduces thermal constraints. Second,
the high efficiency delivers the maximum output power for the
given input power, extending battery life in portable applications.
There are four major sources of power loss in dc-to-dc
converters like the ADP2105/ADP2106/ADP2107:
• Power switch conduction losses
• Inductor losses
• Switching losses
• Transition losses
Power Switch Conduction Losses
Power switch conduction losses are caused by the flow of output
current through the P-channel power switch and the N-channel
synchronous rectifier, which have internal resistances (RDS(ON))
associated with them. The amount of power loss can be approxi-
mated by
PSW − COND = [RDS(ON) − P × D + RDS(ON) − N × (1 − D)] × IOUT
2
where D = VOUT/VIN.
The internal resistance of the power switches increases with
temperature but decreases with higher input voltage. Figure 20
and Figure 21 show the change in RDS(ON) vs. input voltage,
whereas Figure 29 and Figure 30 show the change in RDS(ON) vs.
temperature for both power devices.
Inductor Losses
Inductor conduction losses are caused by the flow of current
through the inductor, which has an internal resistance (DCR)
associated with it. Larger sized inductors have smaller DCR,
which can improve inductor conduction losses.
Inductor core losses are related to the magnetic permeability of
the core material. Because the ADP2105/ADP2106/ADP2107
are high switching frequency dc-to-dc converters, shielded ferrite
core material is recommended for its low core losses and low EMI.
The total amount of inductor power loss can be calculated by
PL = DCR × IOUT
2 + Core Losses
Switching Losses
Switching losses are associated with the current drawn by the
driver to turn on and turn off the power devices at the
switching frequency. Each time a power device gate is turned on
and turned off, the driver transfers a charge ΔQ from the input
supply to the gate and then from the gate to ground.
The amount of power loss can by calculated by
PSW = (CGATE − P + CGATE − N) × VIN
2 × fSW
where:
(CGATE − P + CGATE − N) ≈ 600 pF.
fSW = 1.2 MHz, the switching frequency.
Transition Losses
Transition losses occur because the P-channel MOSFET power
switch cannot turn on or turn off instantaneously. At the middle of
an LX (switch) node transition, the power switch is providing all
the inductor current, while the source to drain voltage of the
power switch is half the input voltage, resulting in power loss.
Transition losses increase with load current and input voltage
and occur twice for each switching cycle.
The amount of power loss can be calculated by
SWOFFON
OUT
IN
TRAN
fttI
V
P×+××= )(
2
where tON and tOFF are the rise time and fall time of the LX
(switch) node, and are both approximately 3 ns.
THERMAL CONSIDERATIONS
In most applications, the ADP2105/ADP2106/ADP2107 do not
dissipate a lot of heat due to their high efficiency. However, in
applications with high ambient temperature, low supply voltage,
and high duty cycle, the heat dissipated in the package is large
enough that it can cause the junction temperature of the die to
exceed the maximum junction temperature of 125°C. Once the
junction temperature exceeds 140°C, the converter goes into
thermal shutdown. To prevent any permanent damage it recovers
only after the junction temperature has decreased below 100°C.
Therefore, thermal analysis for the chosen application solution
is very important to guarantee reliable performance over all
conditions.
The junction temperature of the die is the sum of the ambient
temperature of the environment and the temperature rise of the
package due to the power dissipation, as shown in the following
equation:
TJ = TA + TR
where:
TJ is the junction temperature.
TA is the ambient temperature.
TR is the rise in temperature of the package due to the power
dissipation in the package.
The rise in temperature of the package is directly proportional
to the power dissipation in the package. The proportionality
constant for this relationship is defined as the thermal resistance
from the junction of the die to the ambient temperature, as
shown in the following equation:
TR = θJA × PD
where:
TR is the rise in temperature of the package.
PD is the power dissipation in the package.
θJA is the thermal resistance from the junction of the die to the
ambient temperature of the package.
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 23 of 36
For example, in an application where the ADP2107(1.8 V) is
used with an input voltage of 3.6 V, a load current of 2 A, and a
maximum ambient temperature of 85°C, at a load current of 2 A,
the most significant contributor of power dissipation in the dc-to-
dc converter package is the conduction loss of the power switches.
Using the graph of switch on resistance vs. temperature (see
Figure 30), as well as the equation of power loss given in the
Power Switch Conduction Losses section, the power dissipation
in the package can be calculated by the following:
PSW − COND = [RDS(ON) − P × D + RDS(ON) − N × (1 − D)] × IOUT
2 =
[109 mΩ × 0.5 + 90 mΩ × 0.5] × (2 A)2 ≈ 400 mW
The θJA for the LFCSP_VQ package is 40°C/W, as shown in
Table 3. Therefore, the rise in temperature of the package due to
power dissipation is
TR = θJA × PD = 40°C/W × 0.40 W = 16°C
The junction temperature of the converter is
TJ = TA + TR = 85°C + 16°C = 101°C
Because the junction temperature of the converter is below the
maximum junction temperature of 125°C, this application operates
reliably from a thermal point of view.
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 24 of 36
DESIGN EXAMPLE
Consider an application with the following specifications:
Input Voltage = 3.6 V to 4.2 V.
Output Voltage = 2 V.
Typical Output Current = 600 mA.
Maximum Output Current = 1.2 A.
Soft Start Time = 2 ms.
Overshoot ≤ 100 mV under all load transient conditions.
1. Choose the dc-to-dc converter that satisfies the maximum
output current requirement. Because the maximum output
current for this application is 1.2 A, the ADP2106 with a
maximum output current of 1.5 A is ideal for this
application.
2. See whether the output voltage desired is available as a
fixed output voltage option. Because 2 V is not one of the
fixed output voltage options available, choose the adjustable
version of ADP2106.
3. The first step in external component selection for an
adjustable version converter is to calculate the resistance of
the resistive voltage divider that sets the output voltage.
kΩ40
μA20
V8.0 ===
STRING
FB
BOT I
V
R
kΩ60
V8.0
V8.0V2
kΩ40 =
−
×=
−
=
FB
FB
OUT
BOTTOP
V
VV
RR
Calculate the minimum inductor value as follows:
For the ADP2106:
L > (0.83 μH/V) × VOUT
⇒
L > 0.83 μH/V × 2 V
⇒
L > 1.66 μH
Next, calculate the ideal inductor value that sets the
inductor peak-to-peak current ripple (ΔIL) to 1/3 of the
maximum load current at the maximum input voltage as
follows:
=
×
−××
=μH
)(5.2
)(MAX
LOAD
IN
OUT
IN
OUT
IDEAL
IV
VVV
L
μH2.18μH
2.12.4
)22.4(25.2 =
×
−××
4. The closest standard inductor value is 2.2 μH. The maximum
rms current of the inductor is to be greater than 1.2 A, and
the saturation current of the inductor is to be greater than
2 A. One inductor that meets these criteria is the LPS4012-
2.2 μH from Coilcraft.
5. Choose the output capacitor based on the transient response
requirements. The worst-case load transient is 1.2 A, for
which the overshoot must be less than 100 mV, which is 5%
of the output voltage. For a 1 A load transient, the overshoot
must be less than 4% of the output voltage, then from
Figure 39:
Output Capacitor × Output Voltage = 60 μC
μF30
V0.2
μC60 ≈=⇒ CapacitorOutput
Taking into account the loss of capacitance due to dc bias, as
shown in Figure 40, two 22 μF X5R MLCC capacitors from
Murata (GRM21BR60J226M) are sufficient for this
application.
6. Because the ADP2106 is being used in this application, the
input capacitors are 10 μF and 4.7 μF X5R Murata capacitors
(GRM21BR61A106K and GRM21BR61A475K).
7. The input filter consists of a small 0.1 μF ceramic capacitor
placed between IN and AGND and a 10 Ω resistor placed
between IN and PWIN1.
8. Choose a soft start capacitor of 2 nF to achieve a soft start
time of 2 ms.
9. Calculate the compensation resistor and capacitor as
follows:
=
REF
OUTOUT
CS
m
CROSS
COMP V
VC
GG
F
R)π2(
8.0
=
kΩ215
V8.0
V2μF30
V/A8125.2V/μA50
kHz80)π2(
8.0 =
×
×
×
pF39
kΩ215kHz80π
2
π
2=
××
==
COMPCROSS
COMP
RF
C
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 25 of 36
EXTERNAL COMPONENT RECOMMENDATIONS
For popular output voltage options at 80 kHz crossover frequency with 10% overshoot for a 1 A load transient (refer to Figure 37 and
Figure 38).
Table 11. Recommended External Components
Part V
OUT
(V) C
IN1
1 (μF) C
IN2
1 (μF) C
OUT
2 (μF) L (μH) R
COMP
(kΩ) C
COMP
(pF) R
TOP
3 (kΩ) R
BOT
3 (kΩ)
ADP2105(ADJ) 0.9 4.7 4.7 22 + 10 2.0 135 82 5 40
ADP2105(ADJ) 1.2 4.7 4.7 22 + 4.7 2.5 135 82 20 40
ADP2105(ADJ) 1.5 4.7 4.7 10 + 10 3.0 135 82 35 40
ADP2105(ADJ) 1.8 4.7 4.7 10 + 10 3.3 135 82 50 40
ADP2105(ADJ) 2.5 4.7 4.7 10 + 4.7 3.6 135 82 85 40
ADP2105(ADJ) 3.3 4.7 4.7 10 + 4.7 4.1 135 82 125 40
ADP2106(ADJ) 0.9 4.7 10 22 + 10 1.5 90 100 5 40
ADP2106(ADJ) 1.2 4.7 10 22 + 4.7 1.8 90 100 20 40
ADP2106(ADJ)
1.5
4.7
10
10 + 10
2.0
90
100
35
40
ADP2106(ADJ) 1.8 4.7 10 10 + 10 2.2 90 100 50 40
ADP2106(ADJ) 2.5 4.7 10 10 + 4.7 2.5 90 100 85 40
ADP2106(ADJ) 3.3 4.7 10 10 + 4.7 3.0 90 100 125 40
ADP2107(ADJ) 0.9 10 10 22 + 10 1.2 70 120 5 40
ADP2107(ADJ) 1.2 10 10 22 + 4.7 1.5 70 120 20 40
ADP2107(ADJ) 1.5 10 10 10 + 10 1.5 70 120 35 40
ADP2107(ADJ) 1.8 10 10 10 + 10 1.8 70 120 50 40
ADP2107(ADJ) 2.5 10 10 10 + 4.7 1.8 70 120 85 40
ADP2107(ADJ) 3.3 10 10 10 + 4.7 2.5 70 120 125 40
ADP2105-1.2 1.2 4.7 4.7 22 + 4.7 2.5 135 82 N/A N/A
ADP2105-1.5
1.5
4.7
4.7
10 + 10
3.0
135
82
N/A
N/A
ADP2105-1.8 1.8 4.7 4.7 10 + 10 3.3 135 82 N/A N/A
ADP2105-3.3 3.3 4.7 4.7 10 + 4.7 4.1 135 82 N/A N/A
ADP2106-1.2 1.2 4.7 10 22 + 4.7 1.8 90 100 N/A N/A
ADP2106-1.5 1.5 4.7 10 10 + 10 2.0 90 100 N/A N/A
ADP2106-1.8 1.8 4.7 10 10 + 10 2.2 90 100 N/A N/A
ADP2106-3.3 3.3 4.7 10 10 + 4.7 3.0 90 100 N/A N/A
ADP2107-1.2 1.2 10 10 22 + 4.7 1.5 70 120 N/A N/A
ADP2107-1.5 1.5 10 10 10 + 10 1.5 70 120 N/A N/A
ADP2107-1.8 1.8 10 10 10 + 10 1.8 70 120 N/A N/A
ADP2107-3.3 3.3 10 10 10 + 4.7 2.5 70 120 N/A N/A
1 4.7 μF 0805 X5R 10 V Murata—GRM21BR61A475KA73L. 10 μF 0805 X5R 10 V Murata—GRM21BR61A106KE19L.
2 4.7 μF 0805 X5R 10 V Murata—GRM21BR61A475KA73L. 10 μF 0805 X5R 10 V Murata—GRM21BR61A106KE19L. 22 μF 0805 X5R 6.3 V Murata—GRM21BR60J226ME39L.
3 0.5% accuracy resistor.
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 26 of 36
For popular output voltage options at 80 kHz crossover frequency with 5% overshoot for a 1 A load transient (refer to Figure 37 and
Figure 38).
Table 12. Recommended External Components
Part V
OUT
(V) C
IN1
1 (μF) C
IN2
1 (μF) C
OUT
2 (μF) L (μH) R
COMP
(kΩ) C
COMP
(pF) R
TOP
3 (kΩ) R
BOT
3(kΩ)
ADP2105(ADJ) 0.9 4.7 4.7 22 + 22 + 22 2.0 270 39 5 40
ADP2105(ADJ) 1.2 4.7 4.7 22 + 22 + 4.7 2.5 270 39 20 40
ADP2105(ADJ) 1.5 4.7 4.7 22 + 22 3.0 270 39 35 40
ADP2105(ADJ) 1.8 4.7 4.7 22 + 22 3.3 270 39 50 40
ADP2105(ADJ) 2.5 4.7 4.7 22 + 10 3.6 270 39 85 40
ADP2105(ADJ) 3.3 4.7 4.7 22 + 4.7 4.1 270 39 125 40
ADP2106(ADJ) 0.9 4.7 10 22 + 22 + 22 1.5 180 56 5 40
ADP2106(ADJ) 1.2 4.7 10 22 + 22 + 4.7 1.8 180 56 20 40
ADP2106(ADJ) 1.5 4.7 10 22 + 22 2.0 180 56 35 40
ADP2106(ADJ)
1.8
4.7
10
22 + 22
2.2
180
56
50
40
ADP2106(ADJ)
2.5
4.7
10
22 + 10
2.5
180
56
85
40
ADP2106(ADJ) 3.3 4.7 10 22 + 4.7 3.0 180 56 125 40
ADP2107(ADJ) 0.9 10 10 22 + 22 + 22 1.2 140 68 5 40
ADP2107(ADJ) 1.2 10 10 22 + 22 + 4.7 1.5 140 68 20 40
ADP2107(ADJ) 1.5 10 10 22 + 22 1.5 140 68 35 40
ADP2107(ADJ) 1.8 10 10 22 + 22 1.8 140 68 50 40
ADP2107(ADJ) 2.5 10 10 22 + 10 1.8 140 68 85 40
ADP2107(ADJ) 3.3 10 10 22 + 4.7 2.5 140 68 125 40
ADP2105-1.2 1.2 4.7 4.7 22 + 22 + 4.7 2.5 270 39 N/A N/A
ADP2105-1.5 1.5 4.7 4.7 22 + 22 3.0 270 39 N/A N/A
ADP2105-1.8
1.8
4.7
4.7
22 + 22
3.3
270
39
N/A
N/A
ADP2105-3.3
3.3
4.7
4.7
22 + 4.7
4.1
270
39
N/A
N/A
ADP2106-1.2 1.2 4.7 10 22 + 22 + 4.7 1.8 180 56 N/A N/A
ADP2106-1.5 1.5 4.7 10 22 + 22 2.0 180 56 N/A N/A
ADP2106-1.8 1.8 4.7 10 22 + 22 2.2 180 56 N/A N/A
ADP2106-3.3 3.3 4.7 10 22 + 4.7 3.0 180 56 N/A N/A
ADP2107-1.2 1.2 10 10 22 + 22 + 4.7 1.5 140 68 N/A N/A
ADP2107-1.5
1.5
10
10
22 + 22
1.5
140
68
N/A
N/A
ADP2107-1.8 1.8 10 10 22 + 22 1.8 140 68 N/A N/A
ADP2107-3.3 3.3 10 10 22 + 4.7 2.5 140 68 N/A N/A
1 4.7μF 0805 X5R 10V Murata—GRM21BR61A475KA73L. 10μF 0805 X5R 10V Murata—GRM21BR61A106KE19L.
2 4.7μF 0805 X5R 10V Murata—GRM21BR61A475KA73L. 10μF 0805 X5R 10V Murata—GRM21BR61A106KE19L. 22μF 0805 X5R 6.3V Murata—GRM21BR60J226ME39L.
3 0.5% accuracy resistor.
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 27 of 36
CIRCUIT BOARD LAYOUT RECOMMENDATIONS
Good circuit board layout is essential to obtaining the best
performance from the ADP2105/ADP2106/ADP2107. Poor
circuit layout degrades the output ripple, as well as the
electromagnetic interference (EMI) and electromagnetic
compatibility (EMC) performance.
Figure 54 and Figure 55 show the ideal circuit board layout for
the ADP2105/ADP2106/ADP2107 to achieve the highest
performance. Refer to the following guidelines if adjustments to
the suggested layout are needed:
• Use separate analog and power ground planes. Connect
the ground reference of sensitive analog circuitry (such as
compensation and output voltage divider components) to
analog ground; connect the ground reference of power
components (such as input and output capacitors) to power
ground. In addition, connect both the ground planes to the
exposed pad of the ADP2105/ADP2106/ADP2107.
• For each PWIN pin, place an input capacitor as close to the
PWIN pin as possible and connect the other end to the closest
power ground plane.
• Place the 0.1 μF, 10 Ω low-pass input filter between the IN
pin and the PWIN1 pin, as close to the IN pin as possible.
• Ensure that the high current loops are as short and as wide
as possible. Make the high current path from CIN through
L, COUT, and the PGND plane back to CIN as short as possible.
To accomplish this, ensure that the input and output
capacitors share a common PGND plane.
• Make the high current path from the PGND pin through L
and COUT back to the PGND plane as short as possible. To
accomplish this, ensure that the PGND pin is tied to the
PGND plane as close as possible to the input and output
capacitors.
• The feedback resistor divider network is to be placed as
close as possible to the FB pin to prevent noise pickup. The
length of trace connecting the top of the feedback resistor
divider to the output is to be as short as possible while
keeping away from the high current traces and the LX
(switch) node that can lead to noise pickup. An analog
ground plane is to be placed on either side of the FB trace
to reduce noise pickup. For the low fixed voltage options
(1.2 V and 1.5 V), poor routing of the OUT_SENSE trace
can lead to noise pickup, adversely affecting load regulation.
This can be fixed by placing a 1 nF bypass capacitor close to
the FB pin.
• The placement and routing of the compensation components
are critical for proper behavior of the ADP2105/ADP2106/
ADP2107. The compensation components are to be placed
as close to the COMP pin as possible. It is advisable to use
0402-sized compensation components for closer placement,
leading to smaller parasitics. Surround the compensation
components with an analog ground plane to prevent noise
pickup. The metal layer under the compensation components
is to be the analog ground plane.
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 28 of 36
EVALUATION BOARD
EVALUATION BOARD SCHEMATIC FOR ADP2107 (1.8 V)
J1 U1
EN
VCC
INPUT VOLTAGE = 2.7V TO 5.5V
OUTPUT VOLTAGE = 1.8V, 2A
V
OUT
VIN
GND
OUT
VCC
OUT
21
GND
VCC
ADP2107-1.8
EN
SS
LX2
AGNDCOMP
PGND
GND
GND
GND
NCPADDLE
LX1
PWIN2
1
2
3
4
12
11
10
9
16 15 14 13
5 6 7 8
R2
100kΩ
C6
68pF C5
1nF
R1
140kΩ
C2
10µF
1
L1
2
2µH
C3
22µF
1
C4
22µF
1
R4
0Ω
R5
NS
R3
10Ω
C7
0.1µF
C1
10µF
1
NC = NO CONNECT
06079-044
1
MURAT A X 5R 0805
10μF: GRM21BR61A106KE19L
22μF: GRM21BR60J226ME39L
2
2μH INDUCTOR D62LCB TOKO
FB PWIN1INGND
Figure 53. Evaluation Board Schematic of the ADP2107-1.8 (Bold Traces are High Current Paths)
RECOMMENDED PCB LAYOUT (EVALUATION BOARD LAYOUT)
GROUND
GROUND
CONNE CT THE GRO UND RE TURN O F
ALL PO WER COMP ONENTS SUCH AS
INP UT AND OUTPUT CAPACIT ORS T O
THE P OWE R GRO UND P LANE.
PO WER G ROUND
PLANE
OUTPUT CAP ACIT OR
OUTPUT CAP ACIT OR
C
OUT
INP UT CAPACI TO R
INP UT CAPACI TO R
OUTPUT
V
OUT
C
IN
C
OUT
C
IN
JUMPE R TO E NABLE
ENABLE
100kΩ PULL-DOWN
V
IN
INPUT
PL ACE THE F E E DBACK RE S ISTORS AS
CLOSE TO THE FB PINAS POSSI BLE.
ADP2105/ADP2106/ADP2107
R
TOP
R
BOT
C
SS
R
COMP
C
COMP
PLACE THE COMPENSATIO N
COMPONENTS AS CLOSE TO
THE COMP PIN AS POSSIBLE.
ANALOG GRO UND P LANE
CONNE CT THE GRO UND RE TURN O F ALL
SENSITIVE ANALOG CI RCUIT RY SUCH AS
COMPENSATION AND O UTPUT VO LTAGE
DIVIDER TO THEANALOG GROUND P LANE.
LX
LX
PGND INDUCT OR (L)
PO WER G ROUND
06079-045
Figure 54. Recommended Layout of Top Layer of ADP2105/ADP2106/ADP2107
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 29 of 36
PO WER G ROUND PLANE
INP UT VOLTAG E P LANE
CONNE CTING T HE TW O
PW IN PI NS AS CL OSE
AS POSSIBLE.
CONNE CT THE P GND PIN
TO THE P OW E R GRO UND
PLANE AS CLOSE TO THE
ADP2105/ADP2106/ADP2107
AS POSSIBLE.
CONNECT THE EXPOSED PAD OF
THE ADP2105/ADP2106/ADP2107
TO A LARGE GRO UND P LANE TO
AID P OWE R DISS IPATION.
FE E DBACK TRACE: THI S TRACE CONNECTS T HE TOP OF THE
RESISTIVE VOLTAGE DI V IDER O N THE FB PIN TO THE OUTPUT.
PL ACE THIS TRACE AS FAR AWAY FROM THE LX NODEAND HI GH
CURRENT TRACES AS POSSI BLE TO PREVENT NOISE PICKUP.
V
IN
V
IN
ANALOG GRO UND P LANE
ENABLE
GND
GND
06079-046
V
OUT
Figure 55. Recommended Layout of Bottom Layer of ADP2105/ADP2106/ADP2107
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 30 of 36
APPLICATION CIRCUITS
ADP2107-3.3
OFF EN
SS
LX2
AGND
OUTPUT VOLTAGE = 3.3V
COMP
ON
PGND
GND
GND
GND
NC
LX1
PWIN2 V
IN
V
IN
INPUT VOLTAGE = 5V
10μF
1
V
OUT
V
OUT
1nF
70kΩ
120pF
1
2
3
4
12
11
10
9
16 15 14 13
5678
2.5μH
2
4.7μF
1
LOAD
0A TO 2A
10μF
1
10μF
1
10Ω
0.1μF
1
MURAT A X 5R 0805
10μF: GRM21BR61A106KE19L
4.7μF: GRM21BR61A475KA73L
2
SUMIDA CDRH5D28: 2.5μH
NOTES
1. NC = NO CO NNE CT.
2. E X TERNAL COMP ONENTS WERE
CHOS E N FOR A 10% OVE RS HOO T
FOR A 1A LOAD T RANS IENT.
06079-047
FB PWIN1INGND
Figure 56. Application Circuit—VIN = 5 V, VOUT = 3.3 V, Load = 0 A to 2 A
ADP2107-1.5
OFF EN
SS
LX2
AGND
OUTPUT VOLTAGE = 1.5V
COMP
ON
PGND
GND
GND
GND
NC
LX1
PWIN2 V
IN
V
IN
INPUT VOLTAGE = 3.6V
22μF
1
V
OUT
V
OUT
1nF
140kΩ
68pF
1
2
3
4
12
11
10
9
16 15 14 13
567 8
1.5μH
2
22μF
1
LOAD
0A TO 2A
10μF
1
10μF
1
10Ω
0.1μF
1
MURAT A X 5R 0805
10μF: GRM21BR61A106KE19L
22μF: GRM21BR60J226ME39L
2
TOKO D62LCB O R COI LCRAF T LP S 4012
NOTES
1. NC = NO CO NNE CT.
2. E X TERNAL COMP ONENTS WERE
CHOS E N FOR A 5% OVE RS HOO T
FOR A 1A LOAD T RANS IENT.
06079-048
PWIN1INGND
FB
Figure 57. Application Circuit—VIN = 3.6 V, VOUT = 1.5 V, Load = 0 A to 2 A
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 31 of 36
ADP2105-1.8
OFF EN
SS
LX2
AGND
OUTPUT VOLTAGE = 1.8V
COMP
ON
PGND
GND
GND
GND
NC
LX1
PWIN2 V
IN
V
IN
INPUT VOLTAGE = 2.7V TO 4.2V
22μF
1
V
OUT
V
OUT
1nF
270kΩ
39pF
1
2
3
4
12
11
10
9
16 15 14 13
5678
2.7μH
2
22μF
1
LOAD
0A TO 1A
4.7μF
1
4.7μF
1
10Ω
0.1μF
1
MURAT A X 5R 0805
4.7μF: GRM21BR61A475KA73L
22μF: GRM21BR60J226ME39L
2
TOKO 1098AS-DE2812: 2.7μH
NOTES
1. NC = NO CO NNE CT.
2. E X TERNAL COMP ONENTS WERE
CHOS E N FOR A 5% OVE RS HOO T
FOR A 1A LOAD T RANS IENT.
06079-049
PWIN1INGND
FB
Figure 58. Application Circuit—VIN = Li-Ion Battery, VOUT = 1.8 V, Load = 0 A to 1 A
ADP2105-1.2
OFF EN
SS
LX2
AGND
OUTPUT VOLTAGE = 1.2V
COMP
ON
PGND
GND
GND
GND
NC
LX1
PWIN2 V
IN
V
IN
INPUT VOLTAGE = 2.7V TO 4.2V
22μF
1
V
OUT
V
OUT
1nF
135kΩ
82pF
1
2
3
4
12
11
10
9
16 15 14 13
5 6 7 8
2.4μH
2
4.7μF
1
LOAD
0A TO 1A
4.7μF
1
4.7μF
1
10Ω
0.1μF
1
MURAT A X 5R 0805
4.7μF: GRM21BR61A475KA73L
22μF: GRM21BR60J226ME39L
2
TOKO 1069AS - DB3018HCT O R
TOKO 1070AS - DB3020HCT
NOTES
1. NC = NO CO NNE CT.
2. E X TERNAL COMP ONENTS WERE
CHOS E N FOR A 10% OVE RS HOO T
FOR A 1A LOAD T RANS IENT.
06079-050
PWIN1INGNDFB
Figure 59. Application Circuit—VIN = Li-Ion Battery, VOUT = 1.2 V, Load = 0 A to 1 A
ADP2105/ADP2106/ADP2107 Data Sheet
Rev. D | Page 32 of 36
ADP2106-ADJ
OFF EN
SS
LX2
FB PWIN1
AGND
OUTPUT VOLTAGE = 2.5V
COMP
ON
PGND
IN
GND
GND
GND
NC
GND
LX1
PWIN2 V
IN
V
IN
INPUT VOLTAGE = 5V
FB
1nF
180kΩ
56pF
1
2
3
4
12
11
10
9
16 15 14 13
5678
2.5μH
2
10μF
1
22μF
1
LOAD
0A TO 1.5A
4.7μF
1
10μF
1
10Ω
0.1μF
1
MURAT A X 5R 0805
4.7μF: GRM21BR61A475KA73L
10μF: GRM21BR61A106KE19L
22μF: GRM21BR60J226ME39L
2
COILTRONICS SD14: 2.5μH
NOTES
1. NC = NO CO NNE CT.
2. E X TERNAL COMP ONENTS WERE
CHOS E N FOR A 5% OVE RS HOO T
FOR A 1A LOAD T RANS IENT.
85kΩ
40kΩ
FB
06079-051
Figure 60. Application Circuit—VIN = 5 V, VOUT = 2.5 V, Load = 0 A to 1.5 A
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 33 of 36
OUTLINE DIMENSIONS
COMPLIANT
TO
JEDEC S TANDARDS MO-220- V GG C
04-06-2012-A
1
0.65
BSC
0.25 M IN
PI N 1
INDICATOR
1.95 RE F
0.50
0.40
0.30
TOP VIEW
12° M AX 0. 80 M AX
0.65 TYP
SEATING
PLANE COPLANARITY
0.08
1.00
0.85
0.80
0.35
0.30
0.25
0.05 M AX
0.02 NOM
0.20 RE F
2.50
2.35 S Q
2.20
16
5
13
8
9
12
4
0.60 M AX
0.60 M AX
PI N 1
INDICATOR
4.10
4.00 S Q
3.90
3.75 BS C
SQ
EXPOSED
PAD
FOR PRO P E R CONNECTI ON O F
THE EXPOSED PAD, REFER TO
THE P IN CONFI GURAT IO N AND
FUNCTION DES CRIPTI ONS
SECTION OF THIS DATA SHEET.
BOTTOM VIEW
Figure 61. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
4 mm × 4 mm Body, Very Thin Quad
(CP-16-10)
Dimensions shown in millimeters
ORDERING GUIDE
Model1
Output
Current
Temperature
Range Output Voltage Package Description Package Option
ADP2105ACPZ-1.2-R7
1 A
−40°C to +125°C
1.2 V
16-Lead LFCSP_VQ
CP-16-10
ADP2105ACPZ-1.5-R7 1 A −40°C to +125°C 1.5 V 16-Lead LFCSP_VQ CP-16-10
ADP2105ACPZ-1.8-R7 1 A −40°C to +125°C 1.8 V 16-Lead LFCSP_VQ CP-16-10
ADP2105ACPZ-3.3-R7 1 A −40°C to +125°C 3.3 V 16-Lead LFCSP_VQ CP-16-10
ADP2105ACPZ-R7 1 A −40°C to +125°C ADJ 16-Lead LFCSP_VQ CP-16-10
ADP2106ACPZ-1.2-R7 1.5 A −40°C to +125°C 1.2 V 16-Lead LFCSP_VQ CP-16-10
ADP2106ACPZ-1.5-R7 1.5 A −40°C to +125°C 1.5 V 16-Lead LFCSP_VQ CP-16-10
ADP2106ACPZ-1.8-R7
1.5 A
−40°C to +125°C
1.8 V
16-Lead LFCSP_VQ
CP-16-10
ADP2106ACPZ-3.3-R7 1.5 A −40°C to +125°C 3.3 V 16-Lead LFCSP_VQ CP-16-10
ADP2106ACPZ-R7 1.5 A −40°C to +125°C ADJ 16-Lead LFCSP_VQ CP-16-10
ADP2107ACPZ-1.2-R7 2 A −40°C to +125°C 1.2 V 16-Lead LFCSP_VQ CP-16-10
ADP2107ACPZ-1.5-R7 2 A −40°C to +125°C 1.5 V 16-Lead LFCSP_VQ CP-16-10
ADP2107ACPZ-1.8-R7 2 A −40°C to +125°C 1.8 V 16-Lead LFCSP_VQ CP-16-10
ADP2107ACPZ-3.3-R7 2 A −40°C to +125°C 3.3 V 16-Lead LFCSP_VQ CP-16-10
ADP2107ACPZ-R7 2 A −40°C to +125°C ADJ 16-Lead LFCSP_VQ CP-16-10
ADP2105-1.8-EVALZ 1.8 V Evaluation Board
ADP2105-EVALZ Adjustable, but set to 2.5 V Evaluation Board
ADP2106-1.8-EVALZ
1.8 V
Evaluation Board
ADP2106-EVALZ Adjustable, but set to 2.5 V Evaluation Board
ADP2107-1.8-EVALZ 1.8 V Evaluation Board
ADP2107-EVALZ Adjustable, but set to 2.5 V Evaluation Board
1 Z = RoHS Compliant Part.
ADP2105/ADP2106/ADP2107
Rev. D | Page 34 of 36
NOTES
Data Sheet ADP2105/ADP2106/ADP2107
Rev. D | Page 35 of 36
NOTES
ADP2105/ADP2106/ADP2107
Rev. D | Page 36 of 36
©2006–2012 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D06079-0-8/12(D)
NOTES
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
ADP2106-EVALZ ADP2105-1.8-EVALZ ADP2106-1.8-EVALZ ADP2107ACPZ-3.3-R7 ADP2105ACPZ-1.8-R7
ADP2106ACPZ-R7 ADP2105-EVALZ ADP2107ACPZ-R7 ADP2107ACPZ-1.5-R7 ADP2107ACPZ-1.8-R7
ADP2107ACPZ-1.2-R7 ADP2106ACPZ-3.3-R7 ADP2105ACPZ-R7 ADP2105ACPZ-1.2-R7 ADP2107-1.8-EVALZ
ADP2105ACPZ-3.3-R7 ADP2106ACPZ-1.8-R7 ADP2107-EVALZ