0
10
20
30
40
50
60
70
80
0 200 400 600 800 1000
Radiated Emissions (dBµV/m)
Frequency (MHz)
Evaluation Board
EN 55022 Class B Limit
EN 55022 Class A Limit
C001
20
30
40
50
60
70
80
90
100
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
EFFICIENCY (%)
LOAD CURRENT (A)
VOUT=1.2V
VOUT=1.8V
VOUT=2.5V
VOUT=3.3V
C009
Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
Reference
Design
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
LMZ10500 650-mA Nano Module With 5.5-V Maximum Input Voltage
1
1 Features
1• Output Current Up to 650 mA
• Input Voltage Range 2.7 V to 5.5 V
• Output Voltage Range 0.6 V to 3.6 V
• Efficiency up to 95%
• Integrated Inductor
• 8-Pin microSiP Footprint
• –40°C to 125°C Junction Temperature Range
• Adjustable Output Voltage
• 2-MHz Fixed PWM Switching Frequency
• Integrated Compensation
• Soft-Start Function
• Current Limit Protection
• Thermal Shutdown Protection
• Input Voltage UVLO for Power-Up, Power-Down,
and Brownout Conditions
• Only 5 External Components — Resistor Divider
and 3 Ceramic Capacitors
• Small Solution Size
• Low Output Voltage Ripple
• Easy Component Selection and Simple PCB
Layout
• High Efficiency Reduces System Heat Generation
• Create a Custom Design Using the LMZ10500
With the WEBENCH®Power Designer
2 Applications
• Point of Load Conversions From 3.3-V and 5-V
Rails
• Space Constrained Applications
• Low Output Noise Applications
3 Description
The LMZ10500 nano module is an easy-to-use step-
down DC/DC solution capable of driving up to 650
mA load in space-constrained applications. Only an
input capacitor, an output capacitor, a small VCON
filter capacitor, and two resistors are required for
basic operation. The nano module comes in an 8-pin
µSiP footprint package with an integrated inductor.
Internal current limit based soft-start function, current
overload protection, and thermal shutdown are also
provided.
Device Information(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
LMZ10500 µSiP (8) 3.00 mm × 2.60 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
space
space
space
space
space
Typical Efficiency at VIN = 3.6 V Radiated EMI (CISPR22)
VIN =5V,VOUT = 1.8 V, IOUT = 650 mA
2
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
Table of Contents
1 Features.................................................................. 1
2 Applications ........................................................... 1
3 Description............................................................. 1
4 Revision History..................................................... 2
5 Pin Configuration and Functions......................... 3
6 Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings.............................................................. 4
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information.................................................. 4
6.5 Electrical Characteristics........................................... 5
6.6 System Characteristics ............................................. 6
6.7 Typical Characteristics.............................................. 7
7 Detailed Description.............................................. 9
7.1 Overview................................................................... 9
7.2 Functional Block Diagram......................................... 9
7.3 Feature Description................................................... 9
7.4 Device Functional Modes........................................ 11
8 Application and Implementation ........................ 13
8.1 Application Information............................................ 13
8.2 Typical Application ................................................. 13
9 Power Supply Recommendations...................... 20
9.1 Voltage Range ........................................................ 20
9.2 Current Capability ................................................... 20
9.3 Input Connection .................................................... 20
10 Layout................................................................... 21
10.1 Layout Guidelines ................................................. 21
10.2 Layout Example .................................................... 21
10.3 Package Considerations....................................... 22
11 Device and Documentation Support................. 23
11.1 Device Support .................................................... 23
11.2 Documentation Support ........................................ 23
11.3 Receiving Notification of Documentation Updates 23
11.4 Community Resources.......................................... 23
11.5 Trademarks........................................................... 23
11.6 Electrostatic Discharge Caution............................ 23
11.7 Glossary................................................................ 23
12 Mechanical, Packaging, and Orderable
Information........................................................... 24
12.1 Tape and Reel Information ................................... 24
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision F (February 2015) to Revision G Page
• editorial rebranding for SEO................................................................................................................................................... 1
• Added links for Webench ....................................................................................................................................................... 1
• Move storage temperature spec to Abs Max table ................................................................................................................ 4
• Changed "Handling" to "ESD" Ratings .................................................................................................................................. 4
• Added Device Support ......................................................................................................................................................... 23
• Changed SIL package drawing to SIL0008G ...................................................................................................................... 24
Changes from Revision E (September 2014) to Revision F Page
• Switched Figure 16 and Figure 17 ....................................................................................................................................... 15
Changes from Revision D (January 2014) to Revision E Page
• Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device
Functional Modes,Application and Implementation section, Power Supply Recommendations section, Layout
section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
section ................................................................................................................................................................................... 1
Changes from Revision C (March 2013) to Revision D Page
• Added new package SIL0008A.............................................................................................................................................. 3
BOTTOM VIEWTOP VIEW
1
2
3
4 5
6
7
8
SIDE VIEW
EN
VCON
FB
SGND
5
6
7
81
2
3
4
VREF
VIN
PGND
VOUT
PAD
(SGND)
3
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
5 Pin Configuration and Functions
SIL Package
8-Pin µSIP
Pin Functions
PIN I/O DESCRIPTION
NO. NAME
1 EN I Enable input. Set this digital input higher than 1.2 V for normal operation. For shutdown, set low.
Pin is internally pulled up to VIN and can be left floating for always-on operation.
2 VCON I Output voltage control pin. Connect to analog voltage from resisitve divider or DAC/controller to
set the VOUT voltage. VOUT = 2.5 × VCON. Connect a small (470 pF) capacitor from this pin to
SGND to provide noise filtering.
3 FB I Feedback of the error amplifier. Connect directly to output capacitor to sense VOUT.
4 SGND I Ground for analog and control circuitry. Connect to PGND at a single point.
5 VOUT O Output Voltage. Connected to one pin of the integrated inductor. Connect output filter capacitor
between VOUT and PGND.
6 PGND I Power ground for the power MOSFETs and gate-drive circuitry.
7 VIN I Voltage supply input. Connect ceramic capacitor between VIN and PGND as close as possible to
these two pins. Typical capacitor values are between 4.7 µF and 22 µF.
8 VREF O 2.35 V voltage reference output. Typically connected to VCON pin through a resistive divider to set
the output voltage.
— PAD I The center pad underneath the SIL0008A package is internally tied to SGND. Connect this pad to
the ground plane for improved thermal performance.
4
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Recommended Operating Conditions are
conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the
Electrical Characteristics.
(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)(2)
MIN MAX UNIT
VIN, VREF to SGND –0.2 6 V
PGND to SGND −0.2 0.2 V
EN, FB, VCON (SGND −0.2) to (VIN + 0.2) 6 V
VOUT (PGND −0.2) to (VIN + 0.2) 6 V
Junction temperature (TJ-MAX) –40 125 °C
Maximum lead temperature 260 °C
Storage temperature, Tstg –65 150 °C
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.2 ESD Ratings VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±1000 V
Charged-device model (CDM), per JEDEC specification JESD22-
C101(2) ±250
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted) MIN MAX UNIT
Input voltage 2.7 5.5 V
Recommended load current 0 650 mA
Junction temperature (TJ) –40 125 °C
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
6.4 Thermal Information
THERMAL METRIC(1) LMZ10500
UNITSIL (µSIP)
8 PINS
RθJA Junction-to-ambient thermal resistance SIL0008G Package 45.8 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 25 °C/W
RθJB Junction-to-board thermal resistance 9.2 °C/W
ψJT Junction-to-top characterization parameter 1.5 °C/W
ψJB Junction-to-board characterization parameter 9.1 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance 25 °C/W
5
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
(1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation
using Statistical Quality Control (SQC) methods. Limits are used to calculate the Average Outgoing Quality Level (AOQL).
(2) Typical numbers are at 25°C and represent the most likely parametric norm.
(3) Shutdown current includes leakage current of the high side PFET.
(4) Current limit is built-in, fixed, and not adjustable.
6.5 Electrical Characteristics
Minimum and maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most
likely parametric norm at TJ= 25°C, and are provided for reference purposes only. Unless otherwise stated the following
conditions apply: VIN = 3.6 V, VEN = 1.2 V, TJ= 25°C(1)
PARAMETER TEST CONDITIONS MIN(1) TYP(2) MAX(1) UNIT
SYSTEM PARAMETERS
VREF × GAIN Reference voltage × VCON to FB
Gain VIN = VEN = 5.5 V, VCON = 1.44 V 5.7575 5.875 5.9925 V
GAIN VCON to FB Gain VIN = 5.5 V, VCON = 1.44 V 2.4375 2.5 2.575 V/V
VINUVLO VIN rising threshold 2.24 2.41 2.64 V
VINUVLO HYST VIN UVLO Hysteresis 120 165 200 mV
ISHDN Shutdown supply current VIN = 3.6 V, VEN = 0.5 V(3) 11 18 µA
IqDC bias current into VIN VIN = 5.5 V, VCON = 1.6 V, IOUT = 0 A 6.5 9.5 mA
RDROPOUT VIN to VOUTresistance IOUT = 200 mA 305 575 mΩ
ILIM DC Output Current Limit VCON = 1.72 V(4) 800 1000 mA
FOSC Internal oscillator frequency 1.75 2 2.25 MHz
VIH,ENABLE Enable logic HIGH voltage 1.2 V
VIL,ENABLE Enable logic LOW voltage 0.5 V
TSD Thermal shutdown Rising Threshold 150 °C
TSD-HYST Thermal shutdown hysteresis 20 °C
DMAX Maximum duty cycle 100%
TON-MIN Minimum on-time 50 ns
θJA
Package Thermal Resistance 20-mm x 20-mm board
2 layers, 2 oz copper, 0.5W, no airlow 77
°C/W
15 mm x 15 mm board
2 layers, 2 oz copper, 0.5W, no airlow 88
10 mm x 10 mm board
2 layers, 2 oz copper, 0.5W, no airlow 107
6
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
(1) Ripple voltage should be measured across COUT on a well-designed PC board using the suggested capacitors.
6.6 System Characteristics
The following specifications are ensured by design providing the component values in Figure 13 are used (CIN = COUT = 10
µF, 6.3 V, 0603, TDK C1608X5R0J106K). These parameters are not ensured by production testing. Unless otherwise stated
the following conditions apply: TA= 25°C.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ΔVOUT/VOUT Output Voltage Regulation
Over Line Voltage and Load
Current
VOUT = 0.6 V
ΔVIN =2.7 V to 4.2 V
ΔIOUT = 0 A to 650 mA ±1.23%
ΔVOUT/VOUT Output Voltage Regulation
Over Line Voltage and Load
Current
VOUT = 1.5 V
ΔVIN = 2.7 V to 5.5 V
ΔIOUT = 0 A to 650 mA ±0.56%
ΔVOUT/VOUT Output Voltage Regulation
Over Line Voltage and Load
Current
VOUT = 3.6 V
ΔVIN = 4.0 V to 5.5 V
ΔIOUT = 0 A to 650 mA ±0.24%
VREF TRISE Rise time of reference voltage EN = Low to High, VIN = 4.2 V
VOUT = 2.7 V, IOUT = 650 mA 10 µs
η
Peak Efficiency VIN = 5.0 V, VOUT = 3.3 V
IOUT = 200 mA 95%
Full Load Efficiency VIN = 5.0 V, VOUT = 3.6 V
IOUT = 650 mA 93%
VOUT Ripple Output voltage ripple VIN = 5.0 V, VOUT = 1.8 V
IOUT = 650 mA (1) 8mV pk-
pk
Line Transient Line transient response VIN = 2.7 V to 5.5 V,
TR= TF= 10 µs,
VOUT = 1.8 V, IOUT = 650 mA 25 mV pk-
pk
Load Transient Load transient response VIN = 5.0 V
TR= TF= 40 µs,
VOUT = 1.8 V
IOUT = 65 mA to 650 mA 25 mV pk-
pk
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
60 70 80 90 100 110 120 130
OUTPUT CURRENT (A)
AMBIENT TEMPERATURE (ƒC)
VIN=3.3V
VIN=3.6V
VIN=5V
VIN=5.5V
C003
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
60 70 80 90 100 110 120 130
OUTPUT CURRENT (A)
AMBIENT TEMPERATURE (ƒC)
VIN=4V
VIN=4.5V
VIN=5V
VIN=5.5V
C004
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
60 70 80 90 100 110 120 130
OUTPUT CURRENT (A)
AMBIENT TEMPREATURE (ƒC)
VIN=3.3V
VIN=3.6V
VIN=5V
VIN=5.5V
C001
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
60 70 80 90 100 110 120 130
OUTPUT CURRENT (A)
AMBIENT TEMPERATURE (ƒC)
VIN=3.3V
VIN=3.6V
VIN=5V
VIN=5.5V
C002
0.00
0.05
0.10
0.15
0.20
0.25
0.30
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
DROPOUT VOLTAGE (V)
LOAD CURRENT (A)
VIN=2.7V
VIN=3V
VIN=3.3V
VIN=3.6V
C010
10mV/Div
250MHz BW 1µs/Div
COUT = 10F 10V 0805 X5R
VOUT RIPPLE
7
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
6.7 Typical Characteristics
Unless otherwise specified the following conditions apply: VIN = 3.6 V, TA= 25°C
Figure 1. Output Voltage Ripple
VIN = 5 V, VOUT = 1.8 V, IOUT = 650 mA Figure 2. Dropout Voltage vs Load Current and Input
Voltage
Figure 3. Thermal Derating
VOUT = 1.2 V, θJA = 77°C/W Figure 4. Thermal Derating
VOUT = 1.8 V, θJA = 77°C/W
Figure 5. Thermal Derating
VOUT = 2.5 V, θJA = 77°C/W Figure 6. Thermal Derating
VOUT = 3.3 V, RθJA = 77°C/W
10 µs/Div
500 mV/Div
500 mV/Div
200 mA/Div
200 mA/Div
VCON
IL
IOUT
VOUT
0
10
20
30
40
50
60
70
80
0 200 400 600 800 1000
Radiated Emissions (dBµV/m)
Frequency (MHz)
Evaluation Board
EN 55022 Class B Limit
EN 55022 Class A Limit
C001
0
10
20
30
40
50
60
70
80
90
100
0.1 1 10 100
Radiated Emissions (dBµV/m)
Frequency (MHz)
Peak Emissions
Quasi Peak Limit
Average Limit
C001
8
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
Typical Characteristics (continued)
Unless otherwise specified the following conditions apply: VIN = 3.6 V, TA= 25°C
VIN = 5 V VOUT = 1.8 V IOUT = 650 mA
Figure 7. Radiated EMI (CISPR22)
Default Evaluation Board BOM
VIN = 5 V VOUT = 1.8 V IOUT = 650 mA
Figure 8. Conducted EMI
Default Evaluation Board BOM With Additional 2.2µh 1µf LC
Input Filter
Figure 9. Startup
MOSFET
CONTROL
LOGIC
CURRENT
COMP
ERROR
AMPLIFIER
VCON
FB
MAIN CONTROL
EN
VIN
PGND
VREF
SGND
VOUT
Integrated
Inductor
REFERENCE
VOLTAGE
OSCILLATOR
VIN
UVLO
L
COMP
CURRENT SENSE
UVLO
TSD
9
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
7 Detailed Description
7.1 Overview
The LMZ10500 nano module is an easy-to-use step-down DC/DC solution capable of driving up to 650 mA load
in space-constrained applications. Only an input capacitor, an output capacitor, a small VCON filter capacitor, and
two resistors are required for basic operation. The nano module comes in 8-pin LLP footprint package with an
integrated inductor. The LMZ10500 operates in fixed 2-MHz PWM (Pulse Width Modulation) mode, and is
designed to deliver power at maximum efficiency. The output voltage is typically set by using a resistive divider
between the built-in reference voltage VREF and the control pin VCON. The VCON pin is the positive input to the
error amplifier. The output voltage of the LMZ10500 can also be dynamically adjusted between 0.6 V and 3.6 V
by driving the VCON pin externally. Internal current limit based soft-start function, current overload protection, and
thermal shutdown are also provided.
7.2 Functional Block Diagram
7.3 Feature Description
7.3.1 Current Limit
The LMZ10500 current limit feature protects the module during an overload condition. The circuit employs
positive peak current limit in the PFET and negative peak current limit in the NFET switch. The positive peak
current through the PFET is limited to 1.2 A (typical). When the current reaches this limit threshold the PFET
switch is immediately turned off until the next switching cycle. This behavior continues on a cycle-by-cycle basis
until the overload condition is removed from the output. The typical negative peak current limit through the NFET
switch is –0.6A (typical).
The ripple of the inductor current depends on the input and output voltages. This means that the DC level of the
output current when the peak current limiting occurs will also vary over the line voltage and the output voltage
level. Refer to the DC Output Current Limit plots in the Typical Characteristics section for more information.
100 µs/Div
1V/Div
1V/Div
0.3A/Div
50 mA/Div
VCON
IL
IIN
VOUT
10 µs/Div
500 mV/Div
500 mV/Div
200 mA/Div
200 mA/Div
VCON
IL
IOUT
VOUT
10
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
Feature Description (continued)
7.3.2 Start-up Behavior and Soft Start
The LMZ10500 features a current limit based soft-start circuit in order to prevent large in-rush current and output
overshoot as VOUT is ramping up. This is achieved by gradually increasing the PFET current limit threshold to the
final operating value as the output voltage ramps during startup. The maximum allowed current in the inductor is
stepped up in a staircase profile for a fixed number of switching periods in each step. Additionally, the switching
frequency in the first step is set at 450 kHz and is then increased for each of the following steps until it reaches
2MHz at the final step of current limiting. This current limiting behavior is illustrated in Figure 10 and allows for a
smooth VOUT ramp up.
Figure 10. Startup Behavior of Current Limit Based softstart
The soft start rate is also limited by the VCON ramp up rate. The VCON pin is discharged internally through a pull
down device before startup occurs. This is done to deplete any residual charge on the VCON filter capacitor and
allow the VCON voltage to ramp up from 0V when the part is started. The events that cause VCON discharge are
thermal shutdown, UVLO, EN low, or output short circuit detection. The minimum recommended capacitance on
VCON is 220 pF and the maximum is 1 nF. The duration of startup current limiting sequence takes approximately
75 µs. After the sequence is completed, the feedback voltage is monitored for output short circuit events.
7.3.3 Output Short Circuit Protection
In addition to cycle by cycle current limit, the LMZ10500 features a second level of short circuit protection. If the
load pulls the output voltage down and the feedback voltage falls to 0.375 V, the output short circuit protection
will engage. In this mode the internal PFET switch is turned OFF after the current limit comparator trips and the
beginning of the next cycle is inhibited for approximately 230 µs. This forces the inductor current to ramp down
and limits excessive current draw from the input supply when the output of the regulator is shorted. The
synchronous rectifier is always OFF in this mode. After 230 µs of non-switching a new startup sequence is
initiated. During this new startup sequence the current limit is gradually stepped up to the nominal value as
illustrated in the Start-up Behavior and Soft Start section. After the startup sequence is completed again, the
feedback voltage is monitored for output short circuit. If the short circuit is still persistent after the new startup
sequence, switching will be stopped again and there will be another 230 µs off period. A persistent output short
condition results in a hiccup behavior where the LMZ10500 goes through the normal startup sequence, then
detects the output short at the end of startup, terminates switching for 230 µs, and repeats this cycle until the
output short is released. This behavior is illustrated in Figure 11.
Figure 11. Hiccup Behavior With Persistent Output Short Circuit
11
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
Feature Description (continued)
Because the output current is limited during normal startup by the softstart function, the current charging the
output capacitor is also limited. This results in a smooth VOUT ramp up to nominal voltage. However, using
excessively large output capacitance or VCON capacitance under normal conditions can prevent the output
voltage from reaching 0.375 V at the end of the startup sequence. In such cases the module will maintain the
described above hiccup mode and the output voltage will not ramp up to final value. To cause this condition, one
would have to use unnecessarily large output capacitance for 650mA load applications. See the Input and Output
Capacitor Selection section for guidance on maximum capacitances for different output voltage settings.
7.3.4 Thermal Overload Protection
The junction temperature of the LMZ10500 should not be allowed to exceed its maximum operating rating of
125°C. Thermal protection is implemented by an internal thermal shutdown circuit which activates at 150°C (typ).
When this temperature is reached, the device enters a low power standby state. In this state switching remains
off causing the output voltage to fall. Also, the VCON capacitor is discharged to SGND. When the junction
temperature falls back below 130°C (typ) normal startup occurs and VOUT rises smoothly from 0 V. Applications
requiring maximum output current may require derating at elevated ambient temperature. See Typical
Characteristics for thermal derating plots for various output voltages.
7.4 Device Functional Modes
7.4.1 Circuit Operation
The LMZ10500 is a synchronous Buck power module using a PFET for the high side switch and an NFET for the
synchronous rectifier switch. The output voltage is regulated by modulating the PFET switch on-time. The circuit
generates a duty-cycle modulated rectangular signal. The rectangular signal is averaged using a low pass filter
formed by the integrated inductor and an output capacitor. The output voltage is equal to the average of the duty-
cycle modulated rectangular signal. In PWM mode, the switching frequency is constant. The energy per cycle to
the load is controlled by modulating the PFET on-time, which controls the peak inductor current. In current mode
control architecture, the inductor current is compared with the slope compensated output of the error amplifier. At
the rising edge of the clock, the PFET is turned ON, ramping up the inductor current with a slope of (VIN – VOUT) /
L. The PFET is ON until the current signal equals the error signal. Then the PFET is turned OFF and NFET is
turned ON, ramping down the inductor current with a slope of VOUT / L. At the next rising edge of the clock, the
cycle repeats. An increase of load pulls the output voltage down, resulting in an increase of the error signal. As
the error signal goes up, the peak inductor current is increased, elevating the average inductor current and
responding to the heavier load. To ensure stability, a slope compensation ramp is subtracted from the error
signal and internal loop compensation is provided.
7.4.2 Input Undervoltage Detection
The LMZ10500 implements an under voltage lock out (UVLO) circuit to ensure proper operation during startup,
shutdown and input supply brownout conditions. The circuit monitors the voltage at the VIN pin to ensure that
sufficient voltage is present to bias the regulator. If the under voltage threshold is not met, all functions of the
controller are disabled and the controller remains in a low power standby state.
7.4.3 Shutdown Mode
To shutdown the LMZ10500, pull the EN pin low (< 0.5 V). In the shutdown mode all internal circuits are turned
OFF.
7.4.4 EN Pin Operation
The EN pin is internally pulled up to VIN through a 790 kΩ(typical) resistor. This allows the nano module to be
enabled by default when the EN pin is left floating. In such cases VIN will set EN high when VIN reaches 1.2 V. As
the input voltage continues to rise, operation will start once VIN exceeds the under-voltage lockout (UVLO)
threshold. To set EN high externally, pull it up to 1.2 V or higher. Note that the voltage on EN must remain at less
than VIN + 0.2 V due to absolute maximum ratings of the device.
1V/Div
20 MHz BW 5 µs/Div
SWITCH NODE
INPUT VOLTAGE
1V/Div
12
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
Device Functional Modes (continued)
7.4.5 Internal Synchronous Rectification
The LMZ10500 uses an internal NFET as a synchronous rectifier to minimize the switch voltage drop and
increase efficiency. The NFET is designed to conduct through its intrinsic body diode during the built-in dead time
between the PFET on-time and the NFET on-time. This eliminates the need for an external diode. The dead time
between the PFET and NFET connection prevents shoot through current from VIN to PGND during the switching
transitions.
7.4.6 High Duty Cycle Operation
The LMZ10500 features a transition mode designed to extend the output regulation range to the minimum
possible input voltage. As the input voltage decreases closer and closer to VOUT, the off-time of the PFET gets
smaller and smaller and the duty cycle eventually needs to reach 100% to support the output voltage. The input
voltage at which the duty cycle reaches 100% is the edge of regulation. When the LMZ10500 input voltage is
lowered, such that the off-time of the PFET reduces to less than 35ns, the LMZ10500 doubles the switching
period to extend the off-time for that VIN and maintain regulation. If VIN is lowered even more, the off-time of the
PFET will reach the 35ns mark again. The LMZ10500 will then reduce the frequency again, achieving less than
100% duty cycle operation and maintaining regulation. As VIN is lowered even more, the LMZ10500 will continue
to scale down the frequency, aiming to maintain at least 35ns off time. Eventually, as the input voltage decreases
further, 100% duty cycle is reached. This behavior of extending the VIN regulation range is illustrated in
Figure 12.
Figure 12. High Duty Cycle Operation and Switching Frequency Reduction
10PF
FB
PGND
SGND
EN
10PF
RT
RB CVC
VCON VIN
VREF
VOUT
CIN
COUT
13
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
This section describes a simple design procedure. Alternatively, WEBENCH®can be used to create and simulate
a design using the LMZ10501. The WEBENCH®tool can be accessed from the LMZ10500 product folder at
http://www.ti.com/product/lmz10500. For designs with typical output voltages (1.2 V, 1.8 V, 2.5 V, 3.3 V), jump to
the Application Curves section for quick reference designs.
8.2 Typical Application
Figure 13. Typical Application Circuit
8.2.1 Design Requirements
The detailed design procedure is based on the required input and output voltage specifications for the design.
The input voltage range of the LMZ10500 is 2.7 V to 5.5 V. The output voltage range is 0.6 V to 3.6 V. The
output current capability is 650 mA.
8.2.2 Detailed Design Procedure
8.2.2.1 Custom Design With WEBENCH® Tools
Click here to create a custom design using the LMZ10500 device with the WEBENCH® Power Designer.
1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.
The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time
pricing and component availability.
In most cases, these actions are available:
• Run electrical simulations to see important waveforms and circuit performance
• Run thermal simulations to understand board thermal performance
• Export customized schematic and layout into popular CAD formats
• Print PDF reports for the design, and share the design with colleagues
14
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
Typical Application (continued)
8.2.2.2 Setting the Output Voltage
The LMZ10500 provides a fixed 2.35-V VREF voltage output. As shown in Figure 13 above, a resistive divider
formed by RTand RBsets the VCON pin voltage level. The VOUT voltage tracks VCON and is governed by the
following relationship:
VOUT = GAIN × VCON
where
• GAIN is 2.5 V/V from VCON to VFB. (1)
This equation is valid for output voltages between 0.6 V and 3.6 V and corresponds to VCON voltage between
0.24 V and 1.44 V, respectively.
8.2.2.2.1 RTand RBSelection for Fixed VOUT
The parameters affecting the output voltage setting are the RT, RB, and the product of the VREF voltage × GAIN.
The VREF voltage is typically 2.35 V. Since VCON is derived from VREF via RTand RB,
VCON = VREF × RB/ (RB+ RT) (2)
After substitution,
VOUT = VREF × GAIN × RB/ (RB+ RT) (3)
RT= ( GAIN × VREF / VOUT – 1 ) x RB(4)
The ideal product of GAIN × VREF = 5.875 V.
Choose RTto be between 80 kΩand 300 kΩ. Then, RBcan be calculated using Equation 5.
RB=(VOUT / (5.875V – VOUT) ) x RT(5)
Note that the resistance of RTshould be ≥80 kΩ. This ensures that the VREF output current loading is not
exceeded and the reference voltage is maintained. The current loading on VREF should not be greater than 30
µA.
8.2.2.2.2 Output Voltage Accuracy Optimization
Each nano module is optimized to achieve high VOUT accuracy. Equation 1 shows that, by design, the output
voltage is a function of the VCON voltage and the gain from VCON to VFB. The voltage at VCON is derived from
VREF. Therefore, as shown in Equation 3, the accuracy of the output voltage is a function of the VREF × GAIN
product as well as the tolerance of the RTand RBresistors. The typical VREF × GAIN product by design is
5.875V. Each nano module's VREF voltage is trimmed so that this product is as close to the ideal 5.875V value as
possible, achieving high VOUT accuracy. See Electrical Characteristics for the VREF × GAIN product tolerance
limits.
8.2.2.3 Dynamic Output Voltage Scaling
The VCON pin on the LMZ10500 can be driven externally by a DAC to scale the output voltage dynamically. The
output voltage VOUT = 2.5 V/V x VCON. When driving VCON with a source different than VREF place a 1.5 kΩ
resistor in series with the VCON pin. Current limiting the external VCON helps to protect this pin and allows the
VCON capacitor to be fully discharged to 0 V after fault conditions.
8.2.2.4 Integrated Inductor
The LMZ10500 includes an inductor with over 1.2A DC current rating and soft saturation profile for up to 2 A.
This inductor allows for low package height and provides an easy to use, compact solution with reduced EMI.
8.2.2.5 Input and Output Capacitor Selection
The LMZ10500 is designed for use with low ESR multi-layer ceramic capacitors (MLCC) for its input and output
filters. Using a 10-µF 0603 or 0805 with 6.3-V or 10-V rating ceramic input capacitor typically provides sufficient
VIN bypass. Use of multiple 4.7-µF or 2.2-µF capacitors can also be considered. Ceramic capacitors with X5R
and X7R temperature characteristics are recommended for both input and output filters. These provide an
optimal balance between small size, cost, reliability, and performance for space sensitive applications.
15
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
Typical Application (continued)
The DC voltage bias characteristics of the capacitors must be considered when selecting the DC voltage rating
and case size of these components. The effective capacitance of an MLCC is typically reduced by the DC
voltage bias applied across its terminals. For example, a typical 0805 case size X5R 6.3-V 10-µF ceramic
capacitor may only have 4.8 µF left in it when a 5.0-V DC bias is applied. Similarly, a typical 0603 case size X5R
6.3-V 10-µF ceramic capacitor may only have 2.4 µF at the same 5.0-V DC. Smaller case size capacitors may
have even larger percentage drop in value with DC bias.
The optimum output capacitance value is application dependent. Too small output capacitance can lead to
instability due to lower loop phase margin. On the other hand, if the output capacitor is too large, it may prevent
the output voltage from reaching the 0.375V required voltage level at the end of the startup sequence. In such
cases, the output short circuit protection can be engaged and the nano module will enter a hiccup mode as
described in the Output Short Circuit Protection section. Table 1 sets the minimum output capacitance for
stability and maximum output capacitance for proper startup for various output voltage settings. Note that the
maximum COUT value in Table 1 assumes that the filter capacitance on VCON is the maximum recommended
value of 1nF and the RTresistor value is less than 300kΩ. Lower VCON capacitance can extend the maximum
COUT range. There is no great performance benefit in using excessive COUT values.
Table 1. Output Capacitance Range
OUTPUT VOLTAGE MINIMUM
COUT
SUGGESTED
COUT
MAXIMUM
COUT
0.6 V 4.7 µF 10 µF 33 µF
1 V 3.3 µF 10 µF 33 µF
1.2V 3.3 µF 10 µF 33 µF
1.8 V 3.3 µF 10 µF 47 µF
2.5 V 3.3 µF 10 µF 68 µF
3.3V 3.3 µF 10 µF 68 µF
Use of multiple 4.7-µF or 2.2-µF output capacitors can be considered for reduced effective ESR and smaller
output voltage ripple. In addition to the main output capacitor, small 0.1-µF – 0.01-µF parallel capacitors can be
used to reduce high frequency noise.
1.20
1.21
1.22
1.23
1.24
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
OUTPUT VOLTAGE (V)
LOAD CURRENT (A)
VIN=2.7V
VIN=3.3V
VIN=3.6V
VIN=5V
VIN=5.5V
C002
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.5 3.0 3.5 4.0 4.5 5.0 5.5
Typical DC Current Limit (A)
Input Voltage (V)
C001
10mV/Div
250MHz BW 1µs/Div
COUT = 10F 10V 0805 X5R
VOUT RIPPLE
50mV/Div
20 MHz BW 500 µs/Div
COUT = 10F 10V 0805 X5R
OUTPUT VOLTAGE
LOAD CURRENT
500mA/Div
FB
EN
VREF
SGND
PGND
1.2V
VOUT
VIN
COUT
CIN
VOUT
VCON
VIN
CVC
RB
RT
CIN
COUT
CVC
RT
RB
243 k: 1% 0603
63.4 k: 1% 0603
10 P)86.3V 0805 X7R or X5R
10 PF 86.3V 0805 X7R or X5R
470 pF 86.3V 0603 X7R or X5R
20
30
40
50
60
70
80
90
100
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
EFFICIENCY (%)
LOAD CURRENT (A)
VIN=2.7V
VIN=3.3V
VIN=3.6V
VIN=5V
VIN=5.5V
C001
16
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
8.2.3 Application Curves
8.2.3.1 VOUT = 1.2 V
Figure 14. Schematic VOUT = 1.2 V Figure 15. Efficiency VOUT = 1.2 V
Figure 16. Output Ripple VOUT = 1.2 V Figure 17. Load Transient VOUT = 1.2 V
Figure 18. Line and Load Regulation VOUT = 1.2 V Figure 19. DC Current Limit VOUT = 1.2 V
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.5 3.0 3.5 4.0 4.5 5.0 5.5
Typical DC Current Limit (A)
Input Voltage (V)
C001
1.77
1.78
1.79
1.80
1.81
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
OUTPUT VOLTAGE (V)
LOAD CURRENT (A)
VIN=2.7V
VIN=3.3V
VIN=3.6V
VIN=5V
VIN=5.5V
C004
50mV/Div
20 MHz BW 500 µs/Div
COUT = 10F 10V 0805 X5R
OUTPUT VOLTAGE
LOAD CURRENT
500mA/Div
10mV/Div
250MHz BW 1µs/Div
COUT = 10F 10V 0805 X5R
VOUT RIPPLE
FB
EN
VREF
SGND
PGND
1.8V
VOUT
VIN
COUT
CIN
VOUT
VCON
VIN
CVC
RB
RT
CIN
COUT
CVC
RT
RB
187 k: 1% 0603
82.5 k: 1% 0603
10 P)86.3V 0805 X7R or X5R
10 PF 86.3V 0805 X7R or X5R
470 pF 86.3V 0603 X7R or X5R
20
30
40
50
60
70
80
90
100
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
EFFICIENCY (%)
LOAD CURRENT (A)
VIN=2.7V
VIN=3.3V
VIN=3.6V
VIN=5V
VIN=5.5V
C003
17
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
8.2.3.2 VOUT = 1.8 V
Figure 20. Schematic VOUT = 1.8 V Figure 21. Efficiency VOUT = 1.8 V
Figure 22. Output Ripple VOUT = 1.8 V Figure 23. Load Transient VOUT = 1.8 V
Figure 24. Line and Load Regulation VOUT = 1.8 V Figure 25. DC Current Limit VOUT = 1.8 V
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.5 3.0 3.5 4.0 4.5 5.0 5.5
Typical DC Current Limit (A)
Input Voltage (V)
C001
2.45
2.50
2.55
2.60
2.65
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
OUTPUT VOLTAGE (V)
LOAD CURRENT (A)
VIN=3.3V
VIN=3.6V
VIN=5V
VIN=5.5V
C006
10mV/Div
250MHz BW 1µs/Div
COUT = 10F 10V 0805 X5R
VOUT RIPPLE
50mV/Div
20 MHz BW 500 µs/Div
COUT = 10F 10V 0805 X5R
OUTPUT VOLTAGE
LOAD CURRENT
500mA/Div
FB
EN
VREF
SGND
PGND
2.5V
VOUT
VIN
COUT
CIN
VOUT
VCON
VIN
CVC
RB
RT
10 P)86.3V 0805 X7R or X5R
CIN
COUT
CVC
RT
RB
10 PF 86.3V 0805 X7R or X5R
470 pF 86.3V 0603 X7R or X5R
150 k: 1% 0603
118 k: 1% 0603
20
30
40
50
60
70
80
90
100
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
EFFICIENCY (%)
LOAD CURRENT (A)
VIN=3.3V
VIN=3.6V
VIN=5V
VIN=5.5V
C005
18
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
8.2.3.3 VOUT = 2.5 V
Figure 26. Schematic VOUT = 2.5 V Figure 27. Efficiency VOUT = 2.5 V
Figure 28. Output Ripple VOUT = 2.5 V Figure 29. Load Transient VOUT = 2.5 V
Figure 30. Line and Load Regulation VOUT = 2.5 V Figure 31. DC Current Limit VOUT = 2.5 V
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.5 3.0 3.5 4.0 4.5 5.0 5.5
Typical DC Current Limit (A)
Input Voltage (V)
C001
3.22
3.23
3.24
3.25
3.26
3.27
3.28
3.29
3.30
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
OUTPUT VOLTAGE (V)
LOAD CURRENT (A)
VIN=4V
VIN=4.5V
VIN=5V
VIN=5.5V
C008
10mV/Div
250MHz BW 1µs/Div
COUT = 10F 10V 0805 X5R
VOUT RIPPLE
50mV/Div
20 MHz BW 500 µs/Div
COUT = 10F 10V 0805 X5R
OUTPUT VOLTAGE
LOAD CURRENT
500mA/Div
FB
EN
VREF
SGND
PGND
3.3V
VOUT
VIN
COUT
CIN
VOUT
VCON
VIN
CVC
RB
RT
CIN
COUT
CVC
RT
RB
118 k: 1% 0603
150 k: 1% 0603
10 P)86.3V 0805 X7R or X5R
10 PF 86.3V 0805 X7R or X5R
470 pF 86.3V 0603 X7R or X5R
20
30
40
50
60
70
80
90
100
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65
EFFICIENCY (%)
LOAD CURRENT (A)
VIN=4V
VIN=4.5V
VIN=5V
VIN=5.5V
C007
19
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
8.2.3.4 VOUT = 3.3 V
Figure 32. Schematic VOUT = 3.3 V Figure 33. Efficiency VOUT = 3.3 V
Figure 34. Output Ripple VOUT = 3.3 V Figure 35. Load Transient VOUT = 3.3 V
Figure 36. Line and Load Regulation VOUT = 3.3 V Figure 37. DC Current Limit VOUT = 3.3 V
20
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
9 Power Supply Recommendations
9.1 Voltage Range
The voltage of the input supply must not exceed the Absolute Maximum Ratings and the Recommended
Operating Conditions of the LMZ10500.
9.2 Current Capability
The input supply must be able to supply the required input current to the LMZ10500 converter. The required
input current depends on the application's minimum required input voltage (VIN-MIN), the required output power
(VOUT × IOUT-MAX), and the converter efficiency (η).
IIN = VOUT × IOUT-MAX / (VIN-MIN ×η)
For example, for a design with 5-V minimum input voltage,1.8-V output, and 0.5-A maximum load, considering
90% conversion efficiency, the required input current at steady state is 0.2 A.
9.3 Input Connection
Long input connection cables can cause issues with the normal operation of any buck converter.
9.3.1 Voltage Drops
Using long input wires to connect the supply to the input of any converter adds impedance in series with the
input supply. This impedance can cause a voltage drop at the VIN pin of the converter when the output of the
converter is loaded. If the input voltage is near the minimum operating voltage, this added voltage drop can
cause the converter to drop out or reset. If long wires are used during testing, it is recommended to add some
bulk (i.e. electrolytic) capacitance at the input of the converter.
9.3.2 Stability
The added inductance of long input cables together with the ceramic (and low ESR) input capacitor can result in
an under damped RLC network at the input of the Buck converter. This can cause oscillations on the input and
instability. If long wires are used, it is recommended to add some electrolytic capacitance in parallel with the
ceramic input capacitor. The electrolytic capacitor's ESR will improve the damping.
Use an electrolytic capacitor with CELECTROLYTIC≥4 × CCERAMIC and ESRELECTROLYTIC≈ √ (LCABLE / CCERAMIC)
For example, two cables (one for VIN and one for GND), each 1 meter (~3 ft) long with ~1 mm diameter
(18AWG), placed 1 cm (~0.4 in) apart will form a rectangular loop resulting in about 1.2 µH of inductance. The
inductance in this example can be decreased to almost half if the input wires are twisted. Based on a 10-µF
ceramic input capacitor, the recommended parallel CELECTROLYTIC is ≥40 µF. Using a 47-µF capacitor will be
sufficient. The recommended ESRELECTROLYTIC≈0.35 Ωor larger, based on about 1.2 µH of inductance and 10
µF of ceramic input capacitance.
See application note SNVA489 for more details on input filter design.
INPUT
CAPACITOR
OUTPUT
CAPACITOR
FEEDBACK
TRACE
VIN
VOUT
VCON
CAPACITOR
VREF
VIN
PGND
VOUT
SGND
FB
SGND CONNECTION TO
QUIET PGND PLANE
VCON
EN
RT
RESISTOR
RB
RESISTOR
HIGH di/dt LOOP
KEEP IT SMALL
PGND
21
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
10 Layout
10.1 Layout Guidelines
The board layout of any DC/DC switching converter is critical for the optimal performance of the design. Bad
PCB layout design can disrupt the operation of an otherwise good schematic design. Even if the regulator still
converts the voltage properly, the board layout can mean the difference between passing or failing EMI
regulations. In a Buck converter, the most critical board layout path is between the input capacitor ground
terminal and the synchronous rectifier ground. The loop formed by the input capacitor and the power FETs is a
path for the high di/dt switching current during each switching period. This loop should always be kept as short
as possible when laying out a board for any Buck converter.
The LMZ10500 integrates the inductor and simplifies the DC/DC converter board layout. Refer to the example
layout in Figure 38. There are a few basic requirements to achieve a good LMZ10500 layout.
1. Place the input capacitor CIN as close as possible to the VIN and PGND pins. VIN (pin 7) and PGND (pin 6)
on the LMZ10500 are next to each other which makes the input capacitor placement simple.
2. Place the VCON filter capacitor CVC and the RBRTresistive divider as close as possible to the VCON and
SGND terminals.The CVC capacitor (not RB) should be the component closer to the VCON pin, as shown in
Figure 38. This allows for better bypass of the control voltage set at VCON.
3. Run the feedback trace (from VOUT to FB) away from noise sources.
4. Connect SGND to a quiet GND plane.
5. Provide enough PCB area for proper heatsinking. Refer to the Electrical Characteristics table for example θJA
values for different board areas. Also, refer to AN-2020 for additional thermal design hints.
Refer to the evaluation board user guide SNVU313 for a complete board layout example.
10.2 Layout Example
Figure 38. Example Top Layer Board Layout
22
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
10.3 Package Considerations
Use the following recommendations when utilizing machine placement :
• Use 1.06 mm (42 mil) or smaller nozzle size. The pickup area is the top of the inductor, which is 1.6 mm × 2
mm.
• Soft tip pick and place nozzle is recommended.
• Add 0.05 mm to the component thickness so that the device will be released 0.05 mm (2 mil) into the solder
paste without putting pressure or splashing the solder paste.
• Slow the pick arm when picking the part from the tape and reel carrier and when depositing the IC on the
board.
• If the machine releases the component by force, use minimum force or no more than 3 Newtons.
For manual placement:
• Use a vacuum pick up hand tool with soft tip head.
• If vacuum pick up tool is not available, use non-metal tweezers and hold the part by sides.
• Use minimal force when picking and placing the module on the board.
• Using hot air station provides better temperature control and better controlled air flow than a heat gun.
• Go to the video section at www.ti.com/product/lmz10500 for a quick video on how to solder rework the
LMZ10500.
23
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
11 Device and Documentation Support
11.1 Device Support
11.1.1 Custom Design With WEBENCH® Tools
Click here to create a custom design using the LMZ10500 device with the WEBENCH® Power Designer.
1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.
The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time
pricing and component availability.
In most cases, these actions are available:
• Run electrical simulations to see important waveforms and circuit performance
• Run thermal simulations to understand board thermal performance
• Export customized schematic and layout into popular CAD formats
• Print PDF reports for the design, and share the design with colleagues
Get more information about WEBENCH tools at www.ti.com/WEBENCH.
11.2 Documentation Support
•AN-2162 Simple Success With Conducted EMI From DC- DC Converters
•LMZ10501SIL and LMZ10500SIL SIMPLE SWITCHER ® Nano Module Evaluation Board
11.3 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.4 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.5 Trademarks
E2E is a trademark of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.6 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.7 Glossary
SLYZ022 —TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
Reel Width (W1)
REEL DIMENSIONS
A0
B0
K0
W
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
Overall width of the carrier tape
Pitch between successive cavity centers
Dimension designed to accommodate the component width
TAPE DIMENSIONS
K0 P1
B0 W
A0
Cavity
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Pocket Quadrants
Sprocket Holes
Q1 Q1
Q2 Q2
Q3 Q3Q4 Q4
Reel
Diameter
User Direction of Feed
P1
24
LMZ10500
SNVS723G –OCTOBER 2011–REVISED JULY 2018
www.ti.com
Product Folder Links: LMZ10500
Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
12.1 Tape and Reel Information
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width W1
(mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LMZ10500SILR uSiP SIL 8 3000 330.0 12.4 2.85 3.25 1.7 4.0 12.0 Q1
LMZ10500SILT uSiP SIL 8 250 178.0 13.2 2.85 3.25 1.7 4.0 12.0 Q1
TAPE AND REEL BOX DIMENSIONS
Width (mm)
W
L
H
25
LMZ10500
www.ti.com
SNVS723G –OCTOBER 2011–REVISED JULY 2018
Product Folder Links: LMZ10500
Submit Documentation FeedbackCopyright © 2011–2018, Texas Instruments Incorporated
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LMZ10500SILR uSiP SIL 8 3000 383.0 353.0 58.0
LMZ10500SILT uSiP SIL 8 250 223.0 194.0 35.0
www.ti.com
PACKAGE OUTLINE
C
(0.7)
(45 X0.15)
PIN 1 ID
0.45
0.37
2X
1.95
6X 0.65
(0.05)
ALL AROUND
8X 0.4
0.2
8X 0.7
0.5
0.6 0.1
8X (0.4)
8X (0.7)
2.25
0.1
1.5 MAX
B2.7
2.5
A
3.1
2.9
(2)
(1.6)
(2.35)
3X (0.65)
4X (0.15)
4X (0.15)
uSiP - 1.5mm max height
SIL0008G
MICRO SYSTEM IN PACKAGE
4224244/A 04/2018
0.08 C
INDUCTOR
SUBSTRATE
0.1 C A B
1
4
5
8
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Pick and place nozzle 1.3 mm or smaller recommended.
S
C
A
L
E
5
.
0
0
0
www.ti.com
EXAMPLE BOARD LAYOUT
(0.6)
8X (0.6)
2X ( 0.2)
VIA
0.07 MAX
ALL AROUND
0.07 MIN
ALL AROUND
8X (0.3)
(1.9)
(1.95)
6X
(0.65)
(2.25) (0.41)
uSiP - 1.5mm max height
SIL0008G
MICRO SYSTEM IN PACKAGE
4224244/A 04/2018
SYMM
SYMM
SEE DETAILS
1
45
8
LAND PATTERN EXAMPLE
1:1 RATIO WITH PACKAGE SOLDER PADS
SCALE: 20X
SOLDER MASK DETAILS
NOT TO SCALE
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
METAL EDGE
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
EXPOSED
METAL METAL
SOLDERMASK
OPENING
SOLDER MASK
DEFINED
EXPOSED
METAL
www.ti.com
EXAMPLE STENCIL DESIGN
(0.6)
(1.95)
(1.9)
3X
(0.62)
8X (0.3)
8X (0.6)
6X
(0.65)
(0.816)
uSiP - 1.5mm max height
SIL0008G
MICRO SYSTEM IN PACKAGE
4224244/A 04/2018
NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
SYMM
SYMM 2X METAL
1
45
8
SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
82% PRINTED SOLDER COVERAGE BY AREA
SCALE: 20X
PACKAGE OPTION ADDENDUM
www.ti.com 31-Aug-2018
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LMZ10500SILR ACTIVE uSiP SIL 8 3000 Green (RoHS
& no Sb/Br) NiAu Level-3-260C-168 HR -40 to 125 TXN5000EC
(500, DH)
9821
0500
0500 9821 DH
LMZ10500SILT ACTIVE uSiP SIL 8 250 Green (RoHS
& no Sb/Br) NiAu Level-3-260C-168 HR -40 to 125 TXN5000EC
(500, DH)
9821
0500
0500 9821 DH
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
PACKAGE OPTION ADDENDUM
www.ti.com 31-Aug-2018
Addendum-Page 2
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated
