PCM3000 PCM3001 SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 18-BIT STEREO AUDIO CODEC, SINGLE-ENDED ANALOG INPUT/OUTPUT FEATURES * * * * * * * * Monolithic 18-Bit ADC and DAC 16- or 18-Bit Input/Output Data Accepts Seven Alternate Formats Stereo ADC: - Single-Ended Voltage Input - 64x Oversampling Digital Filter * Pass-Band Ripple: 0.05 dB * Stop-Band Attenuation: -65 dB - High Performance: * THD+N: -88 dB * SNR: 94 dB * Dynamic Range: 94 dB - Digital High-Pass Filter Stereo DAC - Single-Ended Voltage Outut - Analog Low-Pass Filter - 8x Oversampling Digital Filter * Pass-Band Ripple: 0.17 dB * Stop-Band Attenuation: 35 dB - High Performance: * THD+N: -90 dB * SNR: 98 dB * Dynamic Range: 97 dB Special Features (PCM3000) - Digital De-Emphasis - Digital Attenuation (256 Steps) - Soft Mute - Digital Loopback Sample Rate: 4 kHz to 48 kHz System Clock: 256 fs, 384 fs, 512 fs Lch In Analog Front-End Rch In Lch Out Rch Out Low-Pass Filter and Output Buffer Delta-Sigma Modulator Multilevel Delta-Sigma Modulator * * Single 5-V Power Supply Small Package: SSOP-28 APPLICATIONS * * * * * * * * Sampling Keyboards Digital Mixers Mini-Disk Recorders Hard-Disk Recorders Karaoke Systems DSP-Based Car Stereo DAT Recorders Video Conferencing DESCRIPTION The PCM3000/3001 is a low-cost, single-chip stereo audio codec (analog-to-digital and digital-to-analog converter) with single-ended analog voltage input and output. Both ADCs and DACs employ delta-sigma modulation with 64-times oversampling. The ADCs include a digital decimation filter and the DACs include an 8-times oversampling digital interpolation filter. The DACs also include digital attenuation, de-emphasis, infinite zero detection and soft mute to form a complete subsystem. The PCM3000/3001 operates with left-justified, right-justified, I2S or DSP data formats. The PCM3000 can be programmed with a three-wire serial interface for special features and data formats. The PCM3001 can be pin-programmed for data formats. The PCM3000 and PCM3001 are fabricated using a highly advanced CMOS process and are available in a small 28-pin SSOP package. The PCM3000/3001 are suitable for a wide variety of cost-sensitive consumer applications where good performance is required. Digital Decimation Filter Digital Interpolation Filter Digital Out Serial Interface and Mode Control Digital In Mode Control System Clock B0006-03 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. System Two, Audio Precision are trademarks of Audio Precision, Inc. All other trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2000-2004, Texas Instruments Incorporated PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. ELECTRICAL CHARACTERISTICS All specifications at TA = 25C, VDD = VCC = 5 V, fS = 44.1 kHz, SYSCLK = 384 fS, CLKIO input, and 18-bit data, unless otherwise noted PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DIGITAL INPUT/OUTPUT Input Logic VIH (1) VIL (1) IIN (2) IIN (3) VIH (4) VIL (4) IIN (4) 2 Input logic level 0.8 1 Input logic current -120 0.64 VDD Input logic level VDC A VDC 0.28 VDD 40 Input logic current A Output Logic VOH (5) VOL (5) VOH (6) VOL (6) Output logic level Output logic level IOUT = -1.6 mA 4.5 IOUT = 3.2 mA 0.5 IOUT = -3.2 mA 4.5 IOUT = 3.2 mA VDC 0.5 Clock Frequency fS 4 (7) 44.1 48 256 fS 1.024 11.2896 12.288 384 fS 1.536 16.9344 18.432 512 fS 2.048 22.5792 24.576 Sampling frequency System clock frequency kHz MHz ADC CHARACTERISTICS Resolution 18 Bits DC Accuracy Gain mismatch, channel-to-channel 1 5 Gain error 2 5 20 Gain drift (1) (2) (3) (4) (5) (6) (7) (8) 2 % of FSR ppm of FSR/C Bipolar zero error High-pass filter off (8) 1.7 % of FSR Bipolar zero drift High-pass filter off (8) 20 ppm of FSR/C Pins 16, 17, 18, 22, 25, 26, 27, 28: LRCIN, BCKIN, DIN, CLKIO, MC/FMT2, MD/FMT1, ML/FMT0, RSTB Pins 16, 17, 18, 22: LRCIN, BCKIN, DIN, CLKIO (Schmitt-trigger input) Pins 25, 26, 27, 28: MC/FMT2, MD/FMT1, ML/FMT0, RSTB (Schmitt-trigger input, 70-k internal pullup resistor) Pin 20: XTI Pins 19, 22: DOUT, CLKIO Pin 21: XTO Refer to Application Bulletin SBAA033 for information relating to operation at lower sampling frequencies. High-pass filter disabled (PCM3000 only) to measure dc offset PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 ELECTRICAL CHARACTERISTICS (continued) All specifications at TA = 25C, VDD = VCC = 5 V, fS = 44.1 kHz, SYSCLK = 384 fS, CLKIO input, and 18-bit data, unless otherwise noted PARAMETER TEST CONDITIONS MIN TYP MAX f = 1 kHz, VIN = -0.5 dB -88 -80 f = 1 kHz, VIN = -60 dB -31 UNIT Dynamic Performance (9) THD+N dB Dynamic range f = 1 kHz, A-weighted 90 94 dB Signal-to-noise ratio f = 1 kHz, A-weighted 90 94 dB 88 92 dB Channel separation Digital Filter Performance Pass band 0.454 fS Stop band 0.583 fS Hz 0.05 Pass-band ripple Stop-band attenuation -65 Delay time (latency) Hz dB dB 17.4/fS s 0.019 fS mHz Digital High-Pass Filter Response Cutoff frequency -3 dB ANALOG INPUT Voltage range 2.9 Vp-p Center voltage 0 dB (full scale) 2.1 VDC Input impedance 15 k 170 kHz 18 Bits Antialiasing Filter Cutoff frequency -3 dB, CEXT = 470 pF DAC CHARACTERISTICS Resolution DC Accuracy Gain mismatch, channel-to-channel 1 5 % of FSR Gain error 1 5 % of FSR Gain drift 20 ppm of FSR/C Bipolar zero error 1 % of FSR Bipolar zero drift 20 ppm of FSR/C Dynamic Performance(9) THD+N VOUT = 0 dB (full scale) -90 VOUT = -60 dB -34 -80 dB Dynamic range EIAJ A-weighted 90 97 dB Signal-to-noise ratio (idle channel) EIAJ A-weighted 92 98 dB 90 95 dB Channel separation Digital Filter Performance Pass band Stop band 0.445 fS 0.555 fS Hz 0.17 Pass-band ripple Stop-band attenuation Delay time (9) Hz -35 dB dB 11.1/fS s fIN = 1 kHz, using the System TwoTM audio measurement system by Audio PrecisionTM, rms mode with 20-kHz LPF, 400-Hz HPF used for performance calculation or measurement. 3 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 ELECTRICAL CHARACTERISTICS (continued) All specifications at TA = 25C, VDD = VCC = 5 V, fS = 44.1 kHz, SYSCLK = 384 fS, CLKIO input, and 18-bit data, unless otherwise noted PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Analog Output Voltage range Center voltage Load impedance AC load 0.62 VCC Vp-p 0.5 VCC VDC 5 k Analog Low-Pass Filter Frequency response f = 20 kHz -0.16 dB POWER SUPPLY REQUIREMENTS VCC 4.5 Voltage range VDD ICC, IDD (10) 4.5 5 5.5 VDC VDC 5 5.5 Supply current VCC = VDD = 5 V 32 50 mA Power dissipation VCC = VDD = 5 V 160 250 mW C TEMPERATURE RANGE TA Operation -25 85 Tstg Storage -55 125 JA Thermal resistance C C/W 100 (10) With no load on XTO and CLKIO PACKAGE/ORDERING INFORMATION PRODUCT PACKAGE PACKAGE CODE PCM3000E PACKAGE MARKING PCM3000E 28-pin SSOP DB PCM3001E PCM3001E ORDERING NUMBER TRANSPORT MEDIA QUANTITY PCM3000E Rails 47 PCM3000E/2K Tape and reel 2000 PCM3001E Rails 47 PCM3001E/2K Tape and reel 2000 ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range (unless otherwise noted) Supply voltage: VDD, VCC1, VCC2 -0.3 V to 6.5 V Supply voltage differences 0.1 V GND voltage differences 0.1 V Digital input voltage Analog input voltage Power dissipation Input current (any pins except supplies) Operating temperature Storage temperature Lead temperature, soldering Package temperature (IR reflow, peak) 4 -0.3 to VDD + 0.3 V, < 6.5 V -0.3 to VCC1, VCC2 + 0.3 V, < 6.5 V 300 mW 10 mA -25C to 85C -55C to 125C 260C, 5 s 235C PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT Analog supply voltage, VCC1, VCC2 4.5 5 5.5 VDC Digital supply voltage, VDD 4.5 5 5.5 VDC Analog input voltage, full scale (-0 dB) 2.9 Digital input logic family Digital input clock frequency Analog output load resistance System clock Sampling clock 8.192 24.576 MHz 32 48 kHz 5 k Analog output load capacitance 50 Digital output load capacitance 10 Operating free-air temperature, TA Vp-p TTL -25 pF pF 85 C 5 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 PIN CONFIGURATION--PCM3000/3001 PCM3000 (TOP VIEW) VINL VCC1 AGND1 VREFL VREFR VINR CINPR CINNR CINNL CINPL VCOM VOUTR AGND2 VCC2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PCM3001 (TOP VIEW) 28 27 26 25 24 23 22 21 20 19 18 17 16 15 RSTB ML MD MC DGND VDD CLKIO XTO XTI DOUT DIN BCKIN LRCIN VOUTL VINL VCC1 AGND1 VREFL VREFR VINR CINPR CINNR CINNL CINPL VCOM VOUTR AGND2 VCC2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 RSTB FMT0 FMT1 FMT2 DGND VDD CLKIO XTO XTI DOUT DIN BCKIN LRCIN VOUTL P0007-01 PIN ASSIGNMENTS--PCM3000 (1) (2) 6 NAME PIN I/O AGND1 3 - ADC analog ground DESCRIPTION AGND2 13 - DAC analog ground BCKIN 17 I Bit clock input (1) CINNL 9 - ADC antialias filter capacitor (-), Lch CINNR 8 - ADC antialias filter capacitor (-), Rch CINPL 10 - ADC antialias filter capacitor (+), Lch CINPR 7 - ADC antialias filter capacitor (+), Rch CLKIO 22 I/O DGND 24 - Digital ground DIN 18 I Data input (1) DOUT 19 O Data output LRCIN 16 I Sample rate clock input (fS) (1) MC 25 I Serial mode control, bit clock MD 26 I Serial mode control, data ML 27 I Serial mode control, strobe pulse RSTB 28 I Reset, active-low (1) (2) VCC1 2 - ADC analog power supply VCC2 14 - DAC analog power supply Buffered oscillator output or external clock input (1) VDD 23 - Digital power supply VCOM 11 - DAC output common VINL 1 I ADC analog input, Lch VINR 6 I ADC analog input, Rch VOUTL 15 O DAC analog output, Lch VOUTR 12 O DAC analog output, Rch VREFL 4 - ADC input reference, Lch VREFR 5 - ADC input reference, Rch Schmitt-trigger input With 70-k typical internal pullup resistor PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 PIN ASSIGNMENTS--PCM3000 (continued) NAME PIN I/O XTI 20 I Oscillator input DESCRIPTION XTO 21 O Oscillator output PIN ASSIGNMENTS--PCM3001 (1) (2) NAME PIN I/O AGND1 3 - ADC analog ground DESCRIPTION AGND2 13 - DAC analog ground BCKIN 17 I Bit clock input (1) CINNL 9 - ADC antialias filter capacitor (-), Lch CINNR 8 - ADC antialias filter capacitor (-), Rch CINPL 10 - ADC antialias filter capacitor (+), Lch CINPR 7 - ADC antialias filter capacitor (+), Rch CLKIO 22 I/O DGND 24 - Digital ground DIN 18 I Data input (1) DOUT 19 O Data output FMT0 27 I Audio data format control 0 (1) (2) FMT1 26 I Audio data format control 1 (1) (2) FMT2 25 I Audio data format control 2 (1) (2) LRCIN 16 I Sample rate clock input (fS) (1) RSTB 28 I Reset, active-low (1) (2) VCC1 2 - ADC analog power supply VCC2 14 - DAC analog power supply VDD 23 - Digital power supply VCOM 11 - DAC output common VINL 1 I ADC analog input, Lch VINR 6 I ADC analog input, Rch Buffered oscillator output or external clock input (1) VOUTL 15 O DAC analog output, Lch VOUTR 12 O DAC analog output, Rch VREFL 4 - ADC input reference, Lch VREFR 5 - ADC input reference, Rch XTI 20 I Oscillator input XTO 21 O Oscillator output Schmitt-trigger input With 70-k typical internal pullup resistor 7 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 TYPICAL PERFORMANCE CURVES OF ADC SECTION All specifications at TA = 25C, VCC = VDD = 5 V, fIN = 1 kHz, fS = 44.1 kHz, 18-bit data, VIN = 2.9 Vp-p, and SYSCLK = 384 fS, unless otherwise noted 3 0.006 2 FS 0.004 1 0.002 -25 0 25 50 75 0 100 TA - Free-Air Temperature - C -60 dB 0.008 3 0.006 2 0.004 1 FS 0.002 4.25 4.50 4.75 5.00 5.25 G002 SNR AND DYNAMIC RANGE vs POWER SUPPLY 44.1 kHz 3 0.008 -60 dB 0.006 2 48 kHz 48 kHz 0.004 1 FS 44.1 kHz 0 256 fS 384 fS 512 fS Dynamic Range - dB THD+N vs SYSTEM CLOCK AND SAMPLING FREQUENCY 4 98 98 96 96 Dynamic Range 94 94 SNR 92 90 4.25 92 4.50 4.75 5.00 5.25 VCC - Supply Voltage - V System Clock G003 Figure 3. 0 5.75 VCC - Supply Voltage - V G001 Figure 2. 0.002 8 5.50 Figure 1. 0.010 THD+N - Total Harm. Dist. + Noise at FS - % 4 Figure 4. 5.50 SNR - Signal-to-Noise Ratio - dB -60 dB 0.008 0.010 THD+N - Total Harm. Dist. + Noise at FS - % 4 THD+N - Total Harm. Dist. + Noise at -60 dB - % THD+N - Total Harm. Dist. + Noise at FS - % 0.010 THD+N - Total Harm. Dist. + Noise at -60 dB - % THD+N vs POWER SUPPLY THD+N - Total Harm. Dist. + Noise at -60 dB - % THD+N vs TEMPERATURE 90 5.75 G004 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 TYPICAL PERFORMANCE CURVES OF ADC SECTION (continued) All specifications at TA = 25C, VCC = VDD = 5 V, fIN = 1 kHz, fS = 44.1 kHz, 18-bit data, VIN = 2.9 Vp-p, and SYSCLK = 384 fS, unless otherwise noted THD+N vs OUTPUT DATA RESOLUTION 4 0.008 THD+N - Total Harm. Dist. + Noise at -60 dB - % THD+N - Total Harm. Dist. + Noise at FS - % 0.010 3 -60 dB 0.006 2 FS 0.004 1 0.002 0 16-Bit 18-Bit Resolution G005 Figure 5. TYPICAL PERFORMANCE CURVES OF DAC SECTION All specifications at TA = 25C, VCC = VDD = 5 V, fIN = 1 kHz, fS = 44.1 kHz, 18-bit data, and SYSCLK = 384 fS, unless otherwise noted 4 0.008 3 -60 dB 0.006 2 FS 0.004 0.002 -25 1 0 25 50 75 TA - Free-Air Temperature - C Figure 6. 0 100 0.010 4 0.008 3 -60 dB 0.006 2 0.004 1 FS 0.002 4.25 G006 4.50 4.75 5.00 5.25 VCC - Supply Voltage - V 5.50 THD+N - Total Harm. Dist. + Noise at -60 dB - % 0.010 THD+N - Total Harm. Dist. + Noise at FS - % THD+N vs POWER SUPPLY THD+N - Total Harm. Dist. + Noise at -60 dB - % THD+N - Total Harm. Dist. + Noise at FS - % THD+N vs TEMPERATURE 0 5.75 G007 Figure 7. 9 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 TYPICAL PERFORMANCE CURVES OF DAC SECTION (continued) All specifications at TA = 25C, VCC = VDD = 5 V, fIN = 1 kHz, fS = 44.1 kHz, 18-bit data, and SYSCLK = 384 fS, unless otherwise noted 3 0.008 48 kHz 0.006 2 -60 dB 48 kHz 44.1 kHz 0.004 1 FS 44.1 kHz 0.002 100 Dynamic Range 384 fS 98 98 SNR 96 96 94 94 92 4.25 0 256 fS 100 512 fS 4.50 4.75 5.00 5.25 VCC - Supply Voltage - V System Clock G008 Figure 8. Figure 9. 0.010 4 0.008 3 -60 dB 0.006 2 FS 0.004 1 0.002 THD+N - Total Harm. Dist. + Noise at -60 dB - % THD+N - Total Harm. Dist. + Noise at FS - % THD+N vs INPUT DATA RESOLUTION 0 16-Bit 18-Bit Resolution G010 Figure 10. 10 5.50 SNR - Signal-to-Noise Ratio - dB 4 Dynamic Range - dB THD+N - Total Harm. Dist. + Noise at FS - % 0.010 SNR AND DYNAMIC RANGE vs POWER SUPPLY THD+N - Total Harm. Dist. + Noise at -60 dB - % THD+N vs SYSTEM CLOCK AND SAMPLING FREQUENCY 92 5.75 G009 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 TYPICAL PERFORMANCE CURVES OF INTERNAL FILTERS (ADCs) All specifications at TA = 25C, VCC = VDD = 5 V, and SYSCLK = 384 fS, unless otherwise noted DECIMATION FILTER OVERALL CHARACTERISTICS STOP-BAND ATTENUATION CHARACTERISTICS 0 0 -20 Amplitude - dB -100 -40 -60 -150 -80 -200 0 8 16 24 -100 0.0 32 Normalized Frequency [x fS Hz] 0.2 0.4 0.6 0.8 Normalized Frequency [x fS Hz] G011 Figure 11. 1.0 G012 Figure 12. PASS-BAND RIPPLE CHARACTERISTICS 0.2 0.0 Amplitude - dB Amplitude - dB -50 -0.2 -0.4 -0.6 -0.8 -1.0 0.0 0.1 0.2 0.3 0.4 Normalized Frequency [x fS Hz] 0.5 G013 Figure 13. 11 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 TYPICAL PERFORMANCE CURVES OF INTERNAL FILTERS (ADCs) (continued) All specifications at TA = 25C, VCC = VDD = 5 V, and SYSCLK = 384 fS, unless otherwise noted HIGH-PASS FILTER HIGH-PASS FILTER RESPONSE 0.2 Amplitude - dB 0.0 -0.2 -0.4 -0.6 -0.8 -1.0 0 1 2 3 4 Normalized Frequency [x fS/1000 Hz] G014 Figure 14. ANTIALIASING FILTER ANTIALIASING FILTER PASS-BAND FREQUENCY RESPONSE (CEXT = 470 pF, 1000 pF) ANTIALIASING FILTER OVERALL FREQUENCY RESPONSE (CEXT = 470 pF, 1000 pF) 0.2 0 470 pF 470 pF -10 -0.2 Amplitude - dB Amplitude - dB 0.0 -0.4 1000 pF -0.6 -20 1000 pF -30 -40 -0.8 -1.0 -50 1 10 100 1k 10k 100k f - Frequency - Hz 1 10 100 1k 10k G015 Figure 15. 12 100k 1M 10M f - Frequency - Hz G016 Figure 16. PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 TYPICAL PERFORMANCE CURVES OF INTERNAL FILTERS (DACs) All specifications at TA = 25C, VCC = VDD = 5 V, and SYSCLK = 384 fS, unless otherwise noted DIGITAL FILTER PASS-BAND RIPPLE CHARACTERISTIC 0.0 -20 -0.2 -40 -0.4 Level - dB Level - dB OVERALL FREQUENCY CHARACTERISTIC 0 -60 -80 -0.6 -0.8 -100 -1.0 0 0.4536 fS 1.3605 fS 2.2675 fS 3.1745 fS 4.0815 fS 0 0.1134 fS f - Frequency - Hz 0.2268 fS 0.3402 fS 0.4535 fS f - Frequency - Hz G017 G018 DE-EMPHASIS FILTER DE-EMPHASIS ERROR (32 kHz) 0 0.6 -2 0.4 -4 0.2 Error - dB Level - dB DE-EMPHASIS FREQUENCY RESPONSE (32 kHz) -6 0.0 -8 -0.2 -10 -0.4 -12 -0.6 0 5k 10k 15k 20k 25k f - Frequency - Hz 0 3628 7256 10884 14512 f - Frequency - Hz G019 G020 13 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 TYPICAL PERFORMANCE CURVES OF INTERNAL FILTERS (DACs) (continued) All specifications at TA = 25C, VCC = VDD = 5 V, and SYSCLK = 384 fS, unless otherwise noted DE-EMPHASIS ERROR (44.1 kHz) 0.6 -2 0.4 -4 0.2 Error - dB Level - dB DE-EMPHASIS FREQUENCY RESPONSE (44.1 kHz) 0 -6 0.0 -8 -0.2 -10 -0.4 -12 -0.6 0 5k 10k 15k 20k 25k 0 4999.8375 f - Frequency - Hz 9999.675 14999.5125 G021 G022 DE-EMPHASIS ERROR (48 kHz) 0 0.6 -2 0.4 -4 0.2 Error - dB Level - dB DE-EMPHASIS FREQUENCY RESPONSE (48 kHz) -6 0.0 -8 -0.2 -10 -0.4 -12 -0.6 0 5k 10k 15k 20k 25k f - Frequency - Hz 0 5442 10884 16326 21768 f - Frequency - Hz G023 14 19999.35 f - Frequency - Hz G024 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 TYPICAL PERFORMANCE CURVES OF INTERNAL FILTERS (DACs) (continued) All specifications at TA = 25C, VCC = VDD = 5 V, and SYSCLK = 384 fS, unless otherwise noted ANALOG LOW-PASS FILTER INTERNAL ANALOG FILTER FREQUENCY RESPONSE (20 Hz-24 kHz, EXPANDED SCALE) INTERNAL ANALOG FILTER FREQUENCY RESPONSE (10 Hz-10 MHz) 10 1.0 5 0 -5 0.5 -10 Level - dB Level - dB -15 0.0 -20 -25 -30 -35 -40 -0.5 -45 -50 -55 -1.0 20 100 1k 10k 24k -60 10 100 1k 10k 100k 1M 10M f - Frequency - Hz f - Frequency - Hz G025 G026 15 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 Block Diagram CINPL CINNL (+) VINL Analog Front-End Circuit (-) Decimation and High-Pass Filter Delta-Sigma Modulator LRCIN BCKIN VREFL Serial Data Interface ADC Reference VREFR DIN (-) VINR Analog Front-End Circuit (+) Decimation and High-Pass Filter Delta-Sigma Modulator DOUT CINNR Loop Control CINPR ML(FMT0)(1) VOUTL Analog Low-Pass Filter Multilevel Delta-Sigma Modulator Mode Control Interface DAC VCOM VOUTR Interpolation Filter 8x Oversampling Analog Low-Pass Filter Multilevel Delta-Sigma Modulator MD(FMT1)(1) Interpolation Filter 8x Oversampling Reset Power Supply AGND2 VCC2 AGND1 VCC1 MC(FMT2)(1) RSTB Clock/OSC Manager DGND VDD CLKIO XTO XTI B0004-05 16 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 470 pF CINPL 10 2.2 F + 1 VINL 9 CINNL 15 k - - 1 k + (+) + 1 k 4 4.7 F (-) Delta-Sigma Modulator VREFL + VREF S0011-04 Figure 17. Analog Front-End (Single-Channel) PCM AUDIO INTERFACE The four-wire digital audio interface for the PCM3000/3001 is on LRCIN (pin 16), BCKIN (pin 17), DIN (pin 18), and DOUT (pin 19). The PCM3000/3001 can operate with seven different data formats. For the PCM3000, these formats are selected through program register 3 in the software mode. For the PCM3001, data formats are selected by pin-strapping the three format pins. Figure 18, Figure 19, Figure 20 and Figure 21 illustrate the audio data input/output format. Figure 22 shows the audio data input/output timing. The PCM3000/3001 can accept 32, 48, or 64 bit clocks (BCKIN) during one clock of LRCIN. Only formats 0, 2, and 6 can be selected when 32 bit clocks/LRCIN are applied. 17 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 FORMAT 0: FMT[2:0] = 000 DAC: 16-Bit, MSB-First, Right-Justified LRCIN Left-Channel Right-Channel BCKIN DIN 16 1 2 3 14 15 16 MSB 1 2 3 14 15 16 MSB LSB LSB ADC: 16-Bit, MSB-First, Left-Justified Left-Channel LRCIN Right-Channel BCKIN DOUT 1 2 3 14 15 16 MSB 1 LSB 2 3 1 14 15 16 MSB LSB FORMAT 1: FMT[2:0] = 001 DAC: 18-Bit, MSB-First, Right-Justified LRCIN Left-Channel Right-Channel BCKIN DIN 18 1 2 3 16 17 18 MSB 1 2 3 16 17 18 MSB LSB LSB ADC: 18-Bit, MSB-First, Left-Justified Left-Channel LRCIN Right-Channel BCKIN DOUT 1 2 MSB 3 16 17 18 LSB 1 2 3 16 17 18 MSB 1 LSB T0016-07 Figure 18. Audio Data Input/Output Format (Formats 0 and 1) 18 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 FORMAT 2: FMT[2:0] = 010 DAC: 16-Bit, MSB-First, Right-Justified LRCIN Left-Channel Right-Channel BCKIN DIN 16 1 2 3 MSB 14 15 16 1 2 3 MSB LSB 14 15 16 LSB ADC: 16-Bit, MSB-First, Right-Justified Left-Channel LRCIN Right-Channel BCKIN DOUT 16 1 2 3 MSB 14 15 16 1 2 3 MSB LSB 14 15 16 LSB FORMAT 3: FMT[2:0] = 011 DAC: 18-Bit, MSB-First, Right-Justified LRCIN Left-Channel Right-Channel BCKIN DIN 18 1 2 3 16 17 18 MSB LSB 1 2 3 16 17 18 MSB LSB ADC: 18-Bit, MSB-First, Right-Justified LRCIN Left-Channel Right-Channel BCKIN DOUT 18 1 2 MSB 3 16 17 18 LSB 1 2 3 MSB 16 17 18 LSB T0016-08 Figure 19. Audio Data Input/Output Format (Formats 2 and 3) 19 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 FORMAT 4: FMT[2:0] = 100 DAC: 18-Bit, MSB-First, Left-Justified LRCIN Left-Channel Right-Channel BCKIN DIN 1 2 3 16 17 18 MSB 1 LSB 2 3 1 16 17 18 MSB LSB ADC: 18-Bit, MSB-First, Left-Justified Left-Channel LRCIN Right-Channel BCKIN DOUT 1 2 3 16 17 18 MSB 1 LSB 2 3 1 16 17 18 MSB LSB FORMAT 5: FMT[2:0] = 101 DAC: 18-Bit, MSB-First, I2S Left-Channel LRCIN Right-Channel BCKIN DIN 1 2 3 16 17 18 MSB LSB 1 2 3 16 17 18 MSB LSB ADC: 18-Bit, MSB-First, I2S Left-Channel LRCIN Right-Channel BCKIN DOUT 1 2 MSB 3 16 17 18 LSB 1 2 3 MSB 16 17 18 LSB T0016-09 Figure 20. Audio Data Input/Output Format (Formats 4 and 5) 20 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 FORMAT 6: FMT[2:0] = 110 DAC: 16-Bit, MSB-First, DSP-Frame LRCIN Left-Channel Right-Channel BCKIN DIN 16 1 2 3 14 15 16 1 MSB 2 3 14 15 16 1 LSB MSB LSB ADC: 16-Bit, MSB-First, DSP-Frame Left-Channel LRCIN Right-Channel BCKIN DOUT 16 1 2 MSB 3 14 15 16 1 2 3 LSB MSB 14 15 16 1 LSB T0016-10 Figure 21. Audio Data Input/Output Format (Format 6) 21 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 t(LRP) 1.4 V LRCIN t(BCL) t(BCH) t(LB) t(BL) 1.4 V BCKIN t(BCY) t(DIS) t(DIH) 1.4 V DIN t(BDO) t(LDO) 0.5 VDD DOUT T0021-02 BCKIN pulse cycle time t(BCY) 300 ns (min) BCKIN pulse duration, HIGH t(BCH) 120 ns (min) BCKIN pulse duration, LOW t(BCL) 120 ns (min) BCKIN rising edge to LRCIN edge t(BL) 40 ns (min) LRCIN edge to BCKIN rising edge t(LB) 40 ns (min) LRCIN pulse duration t(LRP) t(BCY) (min) DIN setup time t(DIS) 40 ns (min) DIN hold time t(DIH) 40 ns (min) DOUT delay time to BCKIN falling edge t(BDO) 40 ns (max) DOUT delay time to LRCIN edge t(LDO) 40 ns (max) Rising time of all signals t(RISE) 20 ns (max) Falling time of all signals t(FALL) 20 ns (max Figure 22. Audio Data Input/Output Timing SYSTEM CLOCK The system clock for the PCM3000/3001 must be either 256 fS, 384 fS, or 512 fS, where fS is the audio sampling frequency. The system clock can be either a crystal oscillator placed between XTI (pin 20) and XTO (pin 21), or an external clock input. If an external clock is used, the clock is provided to either XTI or CLKIO (pin 22), and XTO is open. The PCM3000/3001 has an XTI clock detection circuit which senses if an XTI clock is operating. When the external clock is delivered to XTI, CLKIO is a buffered output of XTI. When XTI is connected to ground, the external clock must be tied to CLKIO. For best performance, the external-clock-input-2 circuit in Figure 23 is recommended. The PCM3000/3001 also has a system-clock detection circuit which automatically senses if the system clock is operating at 256 fS, 384 fS, or 512 fS. When a 384-fS or 512-fS system clock is used, the clock is divided into 256 fS automatically. The 256-fS clock is used to operate the digital filters and the modulators. Table 1 lists the relationship of typical sampling frequencies and system clock frequencies, and Figure 23 and Figure 24 illustrate the typical system clock connections and external system clock timing. 22 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 CLKIO 256-fS Internal System Clock Clock Divider C1 Xtal XTI R C2 XTO C1 = C2 = 10 to 33 pF PCM3000/3001 Crystal Resonator Connection (Xtal must be fundamental mode, parallel resonant) CLKIO External Clock (CMOS I/F) External Clock (TTL I/F) CLKIO 256-fS Internal System Clock 256-fS Internal System Clock Clock Divider Clock Divider XTI XTI R XTO R XTO PCM3000/3001 External Clock Input 1 : (XTO is open) PCM3000/3001 External Clock Input 2 : (XTO is open) S0017-01 Figure 23. System Clock Connections 23 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 Table 1. System Clock Frequencies SAMPLING RATE FREQUENCY (kHz) SYSTEM CLOCK FREQUENCY (MHz) 256 fS 384 fS 512 fS 32 8.1920 12.2880 16.3840 44.1 11.2896 16.9344 22.5792 48 12.2880 18.4320 24.5760 t(CLKIH) XTI CLKIO 3.2 V 2.0 V 1.4 V 0.8 V XTI or CLKIO t(CLKIL) T0005-06 System clock pulse duration, HIGH t(CLKIH) 12 ns (min) System clock pulse duration, LOW t(CLKIL) 12 ns (min) Figure 24. External System Clock Timing POWER-ON RESET The PCM3000/3001 has internal power-on reset circuitry. Power-on reset occurs when the system clock (XTI or CLKIO) is active and VDD > 4 V. For the PCM3001, the system clock must complete a minimum of 3 complete cycles prior to VDD > 4 V to ensure proper reset operation. The initialization sequence requires 1024 system cycles for completion, as shown in Figure 25. Figure 26 shows the state of the DAC and ADC outputs during and after the reset sequence. VDD 4.4 V 4.0 V 3.6 V Reset Reset Removal Internal Reset 3 Clocks Minimum 1024 System Clock Periods System Clock (XTI or CLKIO) T0014-04 Figure 25. Internal Power-On Reset Timing 24 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 Reset Removal or Power Down(1) Off Reset Internal Reset Ready/Operation 32/fS DAC VOUT VCOM (0.5 VCC2) 4096/fS ADC DOUT Zero Data Zero Data Normal Data(2) T0019-03 (1) Power down is for PCM3000 only. (2) The HPF transient response (exponentially attenuated signal from 1.5% dc with 200-ms time constant) appears initially. Figure 26. DAC Output and ADC Output for Reset and Power Down EXTERNAL RESET The PCM3000/3001 includes a reset input, RSTB (pin 28). As shown in Figure 27, the external reset signal must drive RSTB low for a minimum of 40 nanoseconds while the system clock is active in order to initiate the reset sequence. Initialization starts on the rising edge of RSTB, and requires 1024 system clock cycles for completion. Figure 26 shows the state of the DAC and ADC outputs during and after the reset sequence. RSTB Pulse Duration t(RST) = 40 ns (min) RSTB t(RST) Reset Reset Removal Internal Reset 1024 System Clock Periods System Clock (XTI or CLKIO) T0015-04 Figure 27. External Forced-Reset Timing SYNCHRONIZATION WITH THE DIGITAL AUDIO SYSTEM The PCM3000/3001 operates with LRCIN synchronized to the system clock. The codec does not require any specific phase relationship between LRCIN and the system clock, but there must be synchronization of LRCIN and the system clock. If the synchronization between the system clock and LRCIN changes more than 6 bit clocks (BCKIN) during one sample (LRCIN) period because of phase jitter on LRCIN, internal operation of the DAC stops within 1/fS, and the analog output is forced to bipolar zero (VCC2/2) until the system clock is resynchronized to LRCIN. Internal operation of the ADC also stops within 1/fS, and the digital output codes are set to bipolar zero until resynchronization occurs. If LRCIN is synchronized within 5 or fewer bit clocks to the system clock, operation remains normal. Figure 28 illustrates the effects on the output when synchronization is lost. Before the outputs are forced to bipolar zero (<1/fS seconds), the outputs are not defined and some noise may occur. During the transitions between normal data and undefined states, the output has discontinuities, which cause output noise. 25 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 Resynchronization Synchronization Lost Synchronous State of Synchronization Asynchronous Synchronous Within 1/fS DAC VOUT 22.2/fS VCOM (0.5 VCC2) Undefined Data Normal Data Undefined Data Normal Data 32/fS ADC DOUT Undefined Data Normal Data Normal Data(1) Zero Data T0020-04 (1) The HPF transient response (exponentially attenuated signal from 1.5% dc with 200-ms time constant) appears initially. Figure 28. DAC Output and ADC Output For Loss of Synchronization OPERATIONAL CONTROL The PCM3000 can be controlled in the software mode with a three-wire serial interface on MC (pin 25), MD (pin 26), and ML (pin 27). Table 2 indicates selectable functions, and Figure 29 and Figure 30 illustrate control data input format and timing. The PCM3001 only allows for control of data format. Table 2. Selectable Functions FUNCTION Audio data format (7 selectable formats) ADC/DAC DEFAULT (PCM3000) ADC/DAC DAC: 16-bit, MSB-first, right-justified ADC: 16-bit, MSB-first, left-justified LRCIN polarity ADC/DAC Loopback control ADC/DAC Left/right = high/low OFF Left-channel attenuation DAC 0 dB Right-channel attenuation DAC 0 dB Attenuation control DAC Left channel and right channel = individual control Infinite zero detection DAC OFF DAC output control DAC Output enabled Soft mute control DAC OFF De-emphasis (OFF, 32 kHz, 44.1 kHz, 48 kHz) DAC OFF Power-down control ADC OFF High-pass filter operation ADC ON ML MC MD B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 T0023-01 Figure 29. Control Data Input Format 26 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 t(MHH) t(MLH) t(MLS) 1.4 V ML t(MCL) t(MLL) t(MCH) 1.4 V MC t(MCY) LSB MD 1.4 V t(MDS) t(MDH) T0024-01 MC pulse cycle time t(MCY) 100 ns (min) MC pulse duration, LOW t(MCL) 40 ns (min) MC pulse duration, HIGH t(MCH) 40 ns (min) MD setup time t(MDS) 40 ns (min) MD hold time t(MDH) 40 ns (min) ML low-level time t(MLL) 40 ns + 1 SYSCLK(1) (min) ML high-level time t(MHH) 40 ns + 1 SYSCLK(1) (min) t(MLS) 40 ns (min) t(MLH) 40 ns (min) ML setup time(2) ML hold time(3) SYSCLK (period): 1/256 fS or 1/384 fS or 1/512 fS (1) SYSCK: system clock cycle (2) ML rising edge to the next MC rising edge (3) MC rising edge for LSB-to-ML rising edge Figure 30. Control Data Input Timing MAPPING OF PROGRAM REGISTERS B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 REGISTER 0 res res res res res A1 A0 LDL AL7 AL6 AL5 AL4 AL3 AL2 AL1 AL0 REGISTER 1 res res res res res A1 A0 LDR AR7 AR6 AR5 AR4 AR3 AR2 AR1 AR0 REGISTER 2 res res res res res A1 A0 PDWN BYPS res ATC IZD OUT DEM1 DEM0 REGISTER 3 res res res res res A1 A0 res res res LOP FMT2 FMT1 FMT0 LRP MUT res NOTE: res indicates a reserved bit, which should be set to 0. PROGRAM REGISTER (PCM3000) The software mode allows the user to control special functions. The PCM3000 special functions are controlled using four program registers which are each 16 bits long. There are four distinct registers, with bits 9 and 10 determining which register is in use. Table 3 describes the functions of the four registers. 27 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 Table 3. Functions of the Registers REGISTER NAME REGISTER BIT(S) BIT NAME Register 0 15-11 res 10-9 A[1:0] 8 LDL Register 1 Register 2 Register 3 DESCRIPTION Reserved, should be set to 0 Register address 00 DAC attenuation data load control for Lch 7-0 AL[7:0] DAC attenuation data for Lch 15-11 res Reserved, should be set to 0 10-9 A[1:0] 8 LDR Register address 01 DAC attenuation data load control for Rch 7-0 AR[7:0] DAC attenuation data for Rch 15-11 res Reserved, should be set to 0 10-9 A[1:0] Register address 10 8 PDWN ADC power-down control 7 BYPS ADC high-pass filter bypass control 6 res Reserved, should be set to 0 5 ATC DAC attenuation data mode control 4 IZD DAC infinite zero detection circuit control 3 OUT DAC output enable control 2-1 DEM[1:0] DAC de-emphasis control 0 MUT 15-11 res DAC Lch and Rch soft mute control 10-9 A[1:0] 8-6 res Reserved, should be set to 0 ADC/DAC analog loopback control Reserved, should be set to 0 Register address 11 5 LOP 4-2 FMT[2:0] 1 LRP ADC/DAC polarity of LR-clock selection 0 res Reserved, should be set to 0 ADC/DAC audio data format selection PROGRAM REGISTER 0 res: Bits 15:11 - Reserved These bits are reserved and should be set to 0. A[1:0]: Bits 10:9 - Register Address These bits definte the address for REGISTER 0: A1 A0 0 0 LDL: 28 Register 0 Bit 8 - DAC Attenuation Data Load Control for Left Channel This bit is used to simultaneously set the analog outputs of the left and right channels. The output level is controlled by AL[7:0] attenuation data when this bit is set to 1. When set to 0, the new attenuation data is stored into a register, and the output level remains at the previous attenuation level. The LDR bit in REGISTER 1 has the equivalent function as LDL. When either LDL or LDR is set to 1, the output levels of the left and right channels are simultaneously controlled. PCM3000 PCM3001 www.ti.com AL[7:0]: SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 Bits 7:0 - DAC Attenuation Data for Left Channel AL7 and AL0 are the MSB and LSB, respectively. The attenuation level (ATT) is given by ATT = 20 x log10 (AL[7:0]/256) (dB), except AL[7:0] = FFh AL[7:0] ATTENUATION LEVEL 00h - dB (mute) 01h -48.16 dB : : FEh -0.07 dB FFh 0 dB (default) PROGRAM REGISTER 1 res: Bits 15:11 - Reserved These bits are reserved and should be set to 0. A[1:0]: Bits 10:9 - Register Address These bits definte the address for REGISTER 1. A1 A0 0 1 Register 1 LDR: Bit 8 - DAC Attenuation Data Load Control for Right Channel This bit is used to simultaneously set the analog outputs of the left and right channels. The output level is controlled by AR[7:0] attenuation data when this bit is set to 1. When set to 0, the new attenuation data is stored into a register, and the output level remains at the previous attenuation level. The LDL bit in REGISTER 0 has the equivalent function as LDR. When either LDL or LDR is set to 1, the output levels of the left and right channels are simultaneously controlled. AR[7:0]: Bits 7:0 - DAC Attenuation Data for Right Channel AR7 and AR0 are the MSB and LSB, respectively. The attenuation level (ATT) is given by ATT = 20 x log10 (AR[7:0]/256) (dB), except AR[7:0] = FFh AR[7:0] ATTENUATION LEVEL 00h - dB (mute) 01h -48.16 dB : : FEh -0.07 dB FFh 0 dB (default) PROGRAM REGISTER 2 res: Bits 15:11 - Reserved These bits are reserved and should be set to 0. A[1:0]: Bits 10:9 - Register Address These bits define the address for REGISTER 2: A1 A0 1 0 Register 2 29 PCM3000 PCM3001 SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 PDWN: www.ti.com Bit 8 - ADC Power-Down Control This bit places the ADC section in a power-down mode, forcing the output data to all zeroes. This has no effect on the DAC section or the contents of the mode registers. PDWN 0 Power-down mode disabled (default) 1 Power-down mode enabled BYPS: Bit 7 - ADC High-Pass Filter Bypass Control This bit enables or disables the high-pass filter for the ADC. BYPS 0 High-pass filter enabled (default) 1 High-pass filter disabled (bypassed) res: Bit 6 - Reserved This bit is reserved and should be set to 0. ATC: Bit 5 - DAC Attenuation Data Mode Control When set to 1, the REGISTER 0 attenuation data is used for both DAC channels. In this case, the REGISTER 1 attenuation data is ignored. ATC 0 Individual channel attenuation data control (default) 1 Common channel attenuation data control IZD: Bit 4 - DAC Infinite Zero Detection Circuit Control This bit enables the infinite zero detection circuit in the PCM3000. When enabled, this circuit disconnects the analog output amplifier from the delta-sigma DAC when the input is continuously zero for 65,536 consecutive cycles of BCKIN. IZD 0 Infinite zero detection disabled (default) 1 Infinite zero detection enabled OUT: Bit 3 - DAC Output Enable Control When set to 1, the outputs are forced to VCC/2 (bipolar zero). In this case, all registers in the PCM3000 hold the present data. Therefore, when set to 0, the outputs return to the previous programmed state. OUT 0 DAC outputs enabled (default normal operation) 1 DAC outputs disabled (forced to BPZ) DEM[1:0]: Bits 2:1 - DAC De-Emphasis Control These bits select the de-emphasis mode as shown. 30 DEM1 DEM0 0 0 0 1 De-emphasis 48 kHz ON 1 0 De-emphasis 44.1 kHz ON 1 1 De-emphasis 32 kHz ON De-emphasis OFF (default) PCM3000 PCM3001 www.ti.com MUT: SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 Bit 0 - DAC Soft Mute Control When set to 1, both left- and right-channel DAC outputs are muted at the same time. This muting is done by attenuating the data in the digital filter, so that there is no audible click noise when soft mute is turned on. MUT 0 Mute disabled (default) 1 Mute enabled PROGRAM REGISTER 3 res: Bits 15:11 - Reserved These bits are reserved and should be set to 0. A[1:0]: Bits 10:9 - Register Address These bits define the address for REGISTER 3. A1 A0 1 1 Register 3 res: Bits 8:6 - Reserved These bits are reserved and should be set to 0. LOP: Bit 5 - ADC to DAC Loopback Control When this bit is set to 1, the ADC audio data is sent directly to the DAC. The data format defaults to I2S; DOUT is still available in loopback mode. LOP 0 Loopback disabled (default) 1 Loopback enabled FMT[2:0]: Bits 4:2 - Audio Data Format Select These bits determine the input and output audio data formats. (default: FMT[2:0] = 000b) FM2 FMT1 FMT0 DAC DATA FORMAT ADC DATA FORMAT 0 0 0 16-bit, MSB-first, right-justified 16-bit, MSB-first, left-justified 0 0 1 18-bit, MSB-first, right-justified 18-bit, MSB-first, left-justified 0 1 0 16-bit, MSB-first, right-justified 16-bit, MSB-first, right-justified 0 1 1 18-bit, MSB-first, right-justified 18-bit, MSB-first, right-justified 1 0 0 16-/18-bit, MSB-first, left-justified 18-bit, MSB-first, left-justified 1 0 1 16-/18-bit, MSB-first, I2S 18-bit, MSB-first, I2S 1 1 0 16-bit, MSB-first, DSP-frame 16-bit, MSB-first, DSP-frame 1 1 1 Reserved Reserved LRP: Bit 1 - ADC-to-DAC LRCK Polarity Select Polarity of LRCIN applies only to formats 0 through 4. LOP res: 0 Left channel is H, right channel is L (default). 1 Left channel is L, right channel is H. Bit 0 - Reserved This bit is reserved and should be set to 0. PCM3001 DATA FORMAT CONTROL The input and output data formats are controlled by pins 27 (FMT0), 26 (FMT1), and 25 (FMT2). Set these pins to the same values shown for the bit-mapped PCM3000 controls in program register 3. 31 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 THEORY OF OPERATION ADC SECTION The PCM3000/3001 ADC consists of a band-gap reference, a stereo single-to-differential converter, a fully differential 5th-order delta-sigma modulator, a decimation filter (including digital high pass), and a serial interface circuit. The block diagram in this data sheet illustrates the architecture of the ADC section. Figure 17 shows the single-to-differential converter, and Figure 31 illustrates the architecture of the 5th-order delta-sigma modulator and transfer functions. An internal high-precision reference with two external capacitors provides all reference voltages required by the ADC, which defines the full scale range for the converter. The internal single-to-differential voltage converter saves the space and extra parts needed for external circuitry which is required by many delta-sigma converters. The internal full-differential signal processing architecture provides a wide dynamic range and excellent power supply rejection performance. The input signal is sampled at a 64x oversampling rate, eliminating the need for a sample-and-hold circuit, and simplifying antialias filtering requirements. The 5th-order delta-sigma noise shaper consists of five integrators which use a switched-capacitor topology, a comparator, and a feedback loop consisting of a one-bit DAC. The delta-sigma modulator shapes the quantization noise, shifting it out of the audio band in the frequency domain. The high order of the modulator enables it to randomize the modulator outputs, reducing idle tone levels. The 64-fS 1-bit data stream from the modulator is converted to 1-fS, 18-bit data words by the decimation filter, which also acts as a low-pass filter to remove the shaped quantization noise. The dc components are removed by a high-pass filter function contained within the decimation filter. Analog In X(z) + - 1st SW-CAP Integrator + - 2nd SW-CAP Integrator + 3rd SW-CAP Integrator + + + + - 4th SW-CAP Integrator + 5th SW-CAP Integrator + H(z) + Qn(z) Digital Out Y(z) + Comparator 1-Bit DAC Y(z) = STF(z) * X(z) + NTF(z) * Qn(z) Signal Transfer Function STF(z) = H(z) / [1 + H(z)] Noise Transfer Function NTF(z) = 1 / [1 + H(z)] B0005-01 Figure 31. Simplified Fifth-Order Delta-Sigma Modulator DAC SECTION The delta-sigma DAC section of the PCM3000/3001 is based on a 5-level amplitude quantizer and a 3rd-order noise shaper. This section converts the oversampled input data to a 5-level delta-sigma format. A block diagram of the 5-level delta-sigma modulator is shown in Figure 32. This 5-level delta-sigma modulator has the advantage of improved stability and reduced clock-jitter sensitivity over the typical one-bit (2-level) delta-sigma modulator. The combined oversampling rate of the delta-sigma modulator and the internal 8x interpolation filter is 64 fS for a 256-fS system clock. The theoretical quantization noise performance of the 5-level delta-sigma modulator is shown in Figure 33. 32 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 In 8 fS 18-Bit + + - + Z-1 + - + + Z-1 + + Z-1 + 5-Level Quantizer 4 3 Out 64 fS 2 1 0 B0008-02 Figure 32. 5-Level Modulator Block Diagram 0 -10 -20 -30 -40 Gain - dB -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 0 5 10 15 20 25 30 f - Frequency - kHz G027 Figure 33. Quantization Noise Spectrum 33 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 APPLICATION INFORMATION APPLICATION AND LAYOUT CONSIDERATIONS TYPICAL CONNECTION A typical connection diagram for the PCM3000/3001 is shown in Figure 34. +5V 1 Register Control Interface 28 2 27 3 26 Reset Serial Control or Format Control (1) 2.2 F(2) + 4.7 F + 4.7 F + 4 Line In Left-Channel 5 2.2 Line In Right-Channel F(2) + 6 25 Reference Analog Front-End Analog Front-End (1) 23 7 470 pF 24 22 Delta-Sigma 8 10 to 33 pF 21 CLK/OSC Manager 9 20 470 pF 10 4.7 F + Decimation Filter 19 11 Line Out Right-Channel Post Low-Pass Filter 12 Interpolation Filter Digital Audio Interface 17 Digital Audio Data Delta-Sigma 16 13 (1) Bias 15 14 LPF and Buffer Line Out Left-Channel 18 LPF and Buffer Post Low-Pass Filter S0018-01 (1) Bypass capacitor = 0.1 F and 10 F. (2) The input capacitor affects the pole of the HPF. Example: 2.2 F sets the cutoff frequency to 4.8 Hz, with a 66-ms time constant. Figure 34. Typical Connection Diagram for PCM3000/3001 POWER SUPPLY BYPASSING The digital and analog power-supply lines to the PCM3000/3001 should be bypassed to the corresponding ground pins with both 0.1-F ceramic and 10-F tantalum capacitors as close to the device pins as possible to maximize the performance of the ADC and DAC. Although the PCM3000/3001 has three power supply lines to optimize dynamic performance, the use of one common power supply is generally recommended to avoid unexpected latch-up or pop noise due to power-supply sequencing problems. If separate power supplies are used, back-to-back diodes between the two power sources near the device are recommended to avoid latch-up problems. 34 PCM3000 PCM3001 www.ti.com SBAS055A - OCTOBER 2000 - REVISED OCTOBER 2004 APPLICATION INFORMATION (continued) GROUNDING In order to optimize dynamic performance of the PCM3000/3001, the analog and digital grounds are not internally connected. PCM3000/3001 performance is optimized with a single ground plane for all returns. It is recommended to tie all PCM3000/3001 ground pins to the analog ground plane using low-impedance connections. The PCM3000/3001 should reside entirely over this plane to avoid coupling high-frequency digital switching noise into the analog ground plane. VOLTAGE INPUTS A tantalum or aluminum electrolytic capacitor, between 2.2 F and 10 F, is recommended as an ac-coupling capacitor at the inputs. Combined with the 15-k characteristic input impedance, a 2.2-F coupling capacitor establishes a 4.8-Hz cutoff frequency for blocking dc. The input voltage range can be increased by adding a series resistor on the analog input line. This series resistor, when combined with the 15-k input impedance, creates a voltage divider and enables larger input ranges. VREF INPUTS A 4.7-F to 10-F tantalum capacitor is recommended between VREFL, VREFR, and AGND1 to ensure low source impedance for the ADC references. These capacitors should be located as close as possible to the reference pins to reduce dynamic errors on the ADC reference. CINP AND CINN INPUTS A 470-pF to 1000-pF film or NPO ceramic capacitor is recommended between CINPL and CINNL, and also between CINPR and CINNR to create an antialias filter that has a 170-kHz to 80-kHz cutoff frequency. These capacitors should be located as close as possible to the CINP and CINN pins to avoid introducing undesirable noise or dynamic errors into the delta-sigma modulator. VCOM INPUT A 4.7-F to 10-F tantalum capacitor is recommended between VCOM and AGND2 to ensure low source impedance of the DAC output common. This capacitor should located as close as possible to the VCOM pin to reduce dynamic errors on the DAC common. SYSTEM CLOCK The quality of the system clock can influence the dynamic performance of both the ADC and DAC in the PCM3000/3001. The duty cycle, jitter, and threshold voltage at the system clock input pin should be carefully managed. When power is supplied to the part, the system clock, bit clock (BCKIN), and word clock (LCRIN) must also be supplied simultaneously. Failure to supply the audio clocks results in a power dissipation increase of up to three times normal dissipation and may degrade long-term reliability if the maximum power dissipation limit is exceeded. RSTB CONTROL If capacitors greater than 4.7 F are used on VREF and VCOM, an external reset control with delay time corresponding to the VREF, VCOM response is required. 35 PACKAGE OPTION ADDENDUM www.ti.com 18-Jul-2006 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty PCM3000E ACTIVE SSOP DB 28 PCM3000E/2K ACTIVE SSOP DB PCM3000E/2KG4 ACTIVE SSOP PCM3000EG4 ACTIVE PCM3001E MSL Peak Temp (3) Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 28 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM DB 28 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SSOP DB 28 47 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM ACTIVE SSOP DB 28 47 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM PCM3001E/2K ACTIVE SSOP DB 28 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM PCM3001E/2KG4 ACTIVE SSOP DB 28 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM PCM3001EG/2K ACTIVE Pb-Free (RoHS) CU SNBI Level-1-260C-UNLIM PCM3001EG4 ACTIVE Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM SSOP DB 28 47 Lead/Ball Finish 47 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 13-Jun-2008 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel Diameter Width (mm) W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant PCM3000E/2K SSOP DB 28 2000 330.0 17.4 8.5 10.8 2.4 12.0 16.0 Q1 PCM3001E/2K SSOP DB 28 2000 330.0 17.4 8.5 10.8 2.4 12.0 16.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 13-Jun-2008 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) PCM3000E/2K SSOP DB 28 2000 336.6 336.6 28.6 PCM3001E/2K SSOP DB 28 2000 336.6 336.6 28.6 Pack Materials-Page 2 MECHANICAL DATA MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0-8 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion not to exceed 0,15. Falls within JEDEC MO-150 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Amplifiers Data Converters DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers RFID RF/IF and ZigBee(R) Solutions amplifier.ti.com dataconverter.ti.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/lprf Applications Audio Automotive Broadband Digital Control Medical Military Optical Networking Security Telephony Video & Imaging Wireless www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/medical www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2008, Texas Instruments Incorporated